KR920014068U - Desired timing detection circuit of counter circuit - Google Patents

Desired timing detection circuit of counter circuit

Info

Publication number
KR920014068U
KR920014068U KR2019900019967U KR900019967U KR920014068U KR 920014068 U KR920014068 U KR 920014068U KR 2019900019967 U KR2019900019967 U KR 2019900019967U KR 900019967 U KR900019967 U KR 900019967U KR 920014068 U KR920014068 U KR 920014068U
Authority
KR
South Korea
Prior art keywords
circuit
timing detection
desired timing
detection circuit
counter
Prior art date
Application number
KR2019900019967U
Other languages
Korean (ko)
Other versions
KR930006292Y1 (en
Inventor
김직
Original Assignee
금성일렉트론 주식회사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 금성일렉트론 주식회사 filed Critical 금성일렉트론 주식회사
Priority to KR2019900019967U priority Critical patent/KR930006292Y1/en
Publication of KR920014068U publication Critical patent/KR920014068U/en
Application granted granted Critical
Publication of KR930006292Y1 publication Critical patent/KR930006292Y1/en

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K21/00—Details of pulse counters or frequency dividers
    • H03K21/40—Monitoring; Error detection; Preventing or correcting improper counter operation
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/20—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits characterised by logic function, e.g. AND, OR, NOR, NOT circuits
    • H03K19/21—EXCLUSIVE-OR circuits, i.e. giving output if input signal exists at only one input; COINCIDENCE circuits, i.e. giving output only if all input signals are identical

Landscapes

  • Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Computing Systems (AREA)
  • General Engineering & Computer Science (AREA)
  • Mathematical Physics (AREA)
  • Manipulation Of Pulses (AREA)
KR2019900019967U 1990-12-15 1990-12-15 Timing detected circuit that wanted counter circuit KR930006292Y1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR2019900019967U KR930006292Y1 (en) 1990-12-15 1990-12-15 Timing detected circuit that wanted counter circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR2019900019967U KR930006292Y1 (en) 1990-12-15 1990-12-15 Timing detected circuit that wanted counter circuit

Publications (2)

Publication Number Publication Date
KR920014068U true KR920014068U (en) 1992-07-27
KR930006292Y1 KR930006292Y1 (en) 1993-09-17

Family

ID=19307094

Family Applications (1)

Application Number Title Priority Date Filing Date
KR2019900019967U KR930006292Y1 (en) 1990-12-15 1990-12-15 Timing detected circuit that wanted counter circuit

Country Status (1)

Country Link
KR (1) KR930006292Y1 (en)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR200222763Y1 (en) * 2000-11-09 2001-05-15 최태명 Skid Board

Also Published As

Publication number Publication date
KR930006292Y1 (en) 1993-09-17

Similar Documents

Publication Publication Date Title
IT1243878B (en) SIGNAL DELAY CIRCUIT
MX9100998A (en) NOVEL INHIBITORS OF ESCUALEN SINTETASA
DE69119345D1 (en) Synchronization circuit
DE69120244D1 (en) Synchronization circuit
DE69118239T2 (en) Level detection circuit
DE69230480T2 (en) Counter circuit
DE69132775D1 (en) Counter circuit
MX9102079A (en) PLEMEZCLA OF SEMDURAMICINA
KR920014068U (en) Desired timing detection circuit of counter circuit
DE69129676D1 (en) Synchronization circuit
DE69116120T2 (en) Signal synchronization device
KR920006803U (en) Clock division circuit
KR910019093U (en) Synchronization signal processing circuit
KR900019452U (en) Frequency detection circuit
KR930001713U (en) Intermediate frequency detection circuit
KR920009913U (en) Drop unit of drop tester
KR920014051U (en) Signal delay timer circuit
KR930009442U (en) Function display circuit of built-in modem
KR910017188U (en) Pulse edge detection circuit
KR900011147A (en) Frequency detection circuit
KR920015638U (en) Synchronous detection circuit
KR910020703U (en) Counter test circuit
KR910008234U (en) Synchronous signal extension circuit
KR920005576U (en) Interface circuit of DTP-SRAM
KR910019095U (en) Signal on delay timer circuit

Legal Events

Date Code Title Description
A201 Request for examination
E902 Notification of reason for refusal
E701 Decision to grant or registration of patent right
REGI Registration of establishment
FPAY Annual fee payment

Payment date: 20040820

Year of fee payment: 12

LAPS Lapse due to unpaid annual fee