KR920013171A - Processor Array Architecture for Neural Networks - Google Patents
Processor Array Architecture for Neural Networks Download PDFInfo
- Publication number
- KR920013171A KR920013171A KR1019900021850A KR900021850A KR920013171A KR 920013171 A KR920013171 A KR 920013171A KR 1019900021850 A KR1019900021850 A KR 1019900021850A KR 900021850 A KR900021850 A KR 900021850A KR 920013171 A KR920013171 A KR 920013171A
- Authority
- KR
- South Korea
- Prior art keywords
- neural networks
- processor array
- array architecture
- ring
- mesh structure
- Prior art date
Links
Landscapes
- Multi Processors (AREA)
Abstract
내용 없음No content
Description
본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음Since this is an open matter, no full text was included.
제1도는 역전파학습 신경회로망의 컴퓨테이션 그래프, 제2도는 본 발명의 프로세싱 노드들과 통신 노드들로 이루어진 프로세서 어레이구조를 나타낸 개략도, 제3도는 2-layer역전파학습 신경회로망을 프로세서 어레이에맵핑(mapping)한 상태를 나타낸 개략도.1 is a computational graph of a backpropagation neural network, FIG. 2 is a schematic diagram showing a processor array structure consisting of processing nodes and communication nodes of the present invention, and FIG. 3 is a two-layer backpropagation neural network connected to a processor array. Schematic diagram of the mapped state.
Claims (1)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1019900021850A KR920013171A (en) | 1990-12-26 | 1990-12-26 | Processor Array Architecture for Neural Networks |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1019900021850A KR920013171A (en) | 1990-12-26 | 1990-12-26 | Processor Array Architecture for Neural Networks |
Publications (1)
Publication Number | Publication Date |
---|---|
KR920013171A true KR920013171A (en) | 1992-07-28 |
Family
ID=67538262
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
KR1019900021850A KR920013171A (en) | 1990-12-26 | 1990-12-26 | Processor Array Architecture for Neural Networks |
Country Status (1)
Country | Link |
---|---|
KR (1) | KR920013171A (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US11093439B2 (en) | 2017-10-31 | 2021-08-17 | Samsung Electronics Co., Ltd. | Processor and control methods thereof for performing deep learning |
-
1990
- 1990-12-26 KR KR1019900021850A patent/KR920013171A/en not_active IP Right Cessation
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US11093439B2 (en) | 2017-10-31 | 2021-08-17 | Samsung Electronics Co., Ltd. | Processor and control methods thereof for performing deep learning |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
GB2266609A (en) | Parallel processing apparatus | |
KR910019474A (en) | Microphone device and recording device for recording the output signal from the microphone | |
WO1996007257A3 (en) | Scalable distributed computing environment | |
KR890010751A (en) | Neural net | |
KR970066862A (en) | Parallel distributed processing system and method | |
ES2136257T3 (en) | TRANSACTION TERMINAL. | |
DK90391D0 (en) | LOCAL NETWORK | |
KR900013516A (en) | Associative Memory Using Wired Network | |
KR910021074A (en) | Bridge device | |
KR900001110A (en) | Phase detection circuit | |
US6282530B1 (en) | Digital neural node | |
DE60043824D1 (en) | NEURONALNETZWERKSBAUSTEIN | |
KR910002107A (en) | Frequency characteristic correction circuit | |
DE60237428D1 (en) | COMBINING WRISTBAND APPLICATIONS WITH BROADBAND TRANSPORT | |
KR920013171A (en) | Processor Array Architecture for Neural Networks | |
KR930001572A (en) | Voltage-to-Current Converter for Active Filters Used in Noise Reduction Circuits | |
KR900013722A (en) | A / D converter circuit using neural network | |
KR900010582A (en) | Combined Network for Data Processors | |
KR940020588A (en) | Power transistor | |
SU699523A1 (en) | Interruption device | |
KR970051806A (en) | Synthesis of Threshold Mesh | |
KR900016930A (en) | Alarm device using wireless call function of telephone communication network | |
POFFIO et al. | Extensions of a theory of networks and learning: Outliers and negative examples(Memorandum Report) | |
KR920011132A (en) | Signal network data matching method between signal connection control part of CCITT No.7 signaling method | |
KR910017273A (en) | 4-variable ripple adder |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A201 | Request for examination | ||
E902 | Notification of reason for refusal | ||
SUBM | Submission of document of abandonment before or after decision of registration |