KR920010631U - A> = B logic circuit - Google Patents
A> = B logic circuitInfo
- Publication number
- KR920010631U KR920010631U KR2019900017615U KR900017615U KR920010631U KR 920010631 U KR920010631 U KR 920010631U KR 2019900017615 U KR2019900017615 U KR 2019900017615U KR 900017615 U KR900017615 U KR 900017615U KR 920010631 U KR920010631 U KR 920010631U
- Authority
- KR
- South Korea
- Prior art keywords
- logic circuit
- logic
- circuit
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
- H03K19/20—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits characterised by logic function, e.g. AND, OR, NOR, NOT circuits
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR2019900017615U KR930005388Y1 (en) | 1990-11-16 | 1990-11-16 | Logic circuit |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR2019900017615U KR930005388Y1 (en) | 1990-11-16 | 1990-11-16 | Logic circuit |
Publications (2)
Publication Number | Publication Date |
---|---|
KR920010631U true KR920010631U (en) | 1992-06-17 |
KR930005388Y1 KR930005388Y1 (en) | 1993-08-16 |
Family
ID=19305500
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
KR2019900017615U KR930005388Y1 (en) | 1990-11-16 | 1990-11-16 | Logic circuit |
Country Status (1)
Country | Link |
---|---|
KR (1) | KR930005388Y1 (en) |
-
1990
- 1990-11-16 KR KR2019900017615U patent/KR930005388Y1/en not_active IP Right Cessation
Also Published As
Publication number | Publication date |
---|---|
KR930005388Y1 (en) | 1993-08-16 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
DE69117553T2 (en) | Output circuit | |
DE69119152D1 (en) | Circuit arrangement | |
DE4291224T1 (en) | BiCMOS logic logic circuit | |
DE69132540D1 (en) | Programmable logic circuit | |
DE69216663D1 (en) | Circuit | |
DE69306131D1 (en) | Complementary logic circuit | |
DE69128500T2 (en) | Emitter-coupled logic circuit | |
DE69128439T2 (en) | Flip-flop circuit | |
DE69129739D1 (en) | Memory circuit | |
DE69126832T2 (en) | BiCMOS logic circuit | |
DE69215184D1 (en) | Integrated circuit | |
DE68916249T2 (en) | Logic circuit. | |
DE69429409T2 (en) | BiCMOS logic circuit | |
DE69122184D1 (en) | Threshold-free logic circuit | |
KR920010631U (en) | A> = B logic circuit | |
DE69221455T2 (en) | Centering circuit | |
DK159390D0 (en) | A / (A / B) circuit | |
FI954988A0 (en) | A circuit | |
KR930012326U (en) | Seamos Logic Circuit | |
KR930012338U (en) | D flip-flop logic circuit | |
DE69119363D1 (en) | Hold circuit | |
KR890017883A (en) | Logic circuit | |
KR910020871U (en) | Blank-skip circuit | |
KR920013993U (en) | Integral circuit | |
KR920010011U (en) | Sense selection circuit |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A201 | Request for examination | ||
E701 | Decision to grant or registration of patent right | ||
REGI | Registration of establishment | ||
FPAY | Annual fee payment |
Payment date: 20040719 Year of fee payment: 12 |
|
LAPS | Lapse due to unpaid annual fee |