KR930012326U - Seamos Logic Circuit - Google Patents
Seamos Logic CircuitInfo
- Publication number
- KR930012326U KR930012326U KR2019910018520U KR910018520U KR930012326U KR 930012326 U KR930012326 U KR 930012326U KR 2019910018520 U KR2019910018520 U KR 2019910018520U KR 910018520 U KR910018520 U KR 910018520U KR 930012326 U KR930012326 U KR 930012326U
- Authority
- KR
- South Korea
- Prior art keywords
- seamos
- logic circuit
- logic
- circuit
- seamos logic
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
- H03K19/0175—Coupling arrangements; Interface arrangements
- H03K19/0185—Coupling arrangements; Interface arrangements using field effect transistors only
- H03K19/018507—Interface arrangements
- H03K19/018521—Interface arrangements of complementary type, e.g. CMOS
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Physics & Mathematics (AREA)
- Computing Systems (AREA)
- General Engineering & Computer Science (AREA)
- Mathematical Physics (AREA)
- Logic Circuits (AREA)
- Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR2019910018520U KR940005881Y1 (en) | 1991-11-04 | 1991-11-04 | Cmos logic circuit |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR2019910018520U KR940005881Y1 (en) | 1991-11-04 | 1991-11-04 | Cmos logic circuit |
Publications (2)
Publication Number | Publication Date |
---|---|
KR930012326U true KR930012326U (en) | 1993-06-25 |
KR940005881Y1 KR940005881Y1 (en) | 1994-08-26 |
Family
ID=19321571
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
KR2019910018520U KR940005881Y1 (en) | 1991-11-04 | 1991-11-04 | Cmos logic circuit |
Country Status (1)
Country | Link |
---|---|
KR (1) | KR940005881Y1 (en) |
-
1991
- 1991-11-04 KR KR2019910018520U patent/KR940005881Y1/en not_active IP Right Cessation
Also Published As
Publication number | Publication date |
---|---|
KR940005881Y1 (en) | 1994-08-26 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
DE69225537D1 (en) | Integrated memory circuit | |
DE69225508D1 (en) | Output circuit | |
DE69317350D1 (en) | Comparison circuit | |
DE4291224T1 (en) | BiCMOS logic logic circuit | |
DE69213986D1 (en) | Circuit arrangement | |
DE69206651D1 (en) | Circuit arrangement | |
DE69216663D1 (en) | Circuit | |
DE69229315D1 (en) | Output circuit | |
DE69133327D1 (en) | Programmable logic circuit | |
DE69306131D1 (en) | Complementary logic circuit | |
DE69317944D1 (en) | Integrated memory circuit | |
KR920015873U (en) | NMOS exclusive Oagate circuit | |
DE69220456D1 (en) | Circuit arrangement | |
DE59304283D1 (en) | Circuit arrangement | |
DE69129739D1 (en) | Memory circuit | |
DE69215184D1 (en) | Integrated circuit | |
DE59308485D1 (en) | Integrated circuit arrangement | |
DE69230480D1 (en) | Counter circuit | |
DE59309930D1 (en) | Integrated circuit arrangement | |
DE69122184D1 (en) | Threshold-free logic circuit | |
DE69221455D1 (en) | Centering circuit | |
DE69320228D1 (en) | OR wired logic circuit | |
DE69223660D1 (en) | Fail-safe logic circuit | |
KR930012326U (en) | Seamos Logic Circuit | |
KR920020384U (en) | Dividing circuit |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A201 | Request for examination | ||
E902 | Notification of reason for refusal | ||
E701 | Decision to grant or registration of patent right | ||
REGI | Registration of establishment | ||
FPAY | Annual fee payment |
Payment date: 20040719 Year of fee payment: 11 |
|
LAPS | Lapse due to unpaid annual fee |