KR920009087A - Phase detection device of phase locked loop circuit - Google Patents

Phase detection device of phase locked loop circuit Download PDF

Info

Publication number
KR920009087A
KR920009087A KR1019900017146A KR900017146A KR920009087A KR 920009087 A KR920009087 A KR 920009087A KR 1019900017146 A KR1019900017146 A KR 1019900017146A KR 900017146 A KR900017146 A KR 900017146A KR 920009087 A KR920009087 A KR 920009087A
Authority
KR
South Korea
Prior art keywords
phase
locked loop
loop circuit
signal
detection device
Prior art date
Application number
KR1019900017146A
Other languages
Korean (ko)
Other versions
KR930004859B1 (en
Inventor
이원택
Original Assignee
박성규
대우통신 주식회사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 박성규, 대우통신 주식회사 filed Critical 박성규
Priority to KR1019900017146A priority Critical patent/KR930004859B1/en
Publication of KR920009087A publication Critical patent/KR920009087A/en
Application granted granted Critical
Publication of KR930004859B1 publication Critical patent/KR930004859B1/en

Links

Classifications

    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03LAUTOMATIC CONTROL, STARTING, SYNCHRONISATION, OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00Automatic control of frequency or phase; Synchronisation

Abstract

내용 없음.No content.

Description

위상 고정 루프 회로의 위상 검출장치Phase detection device of phase locked loop circuit

본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음As this is a public information case, the full text was not included.

제1도는 통상적인 위상 고정 루프 회로의 개략적인 블록도.1 is a schematic block diagram of a conventional phase locked loop circuit.

제2도는 위상 고정 루프 회로의 종래 위상 검출기의 구성도.2 is a block diagram of a conventional phase detector of a phase locked loop circuit.

제3도는 제2도에 도시된 위상 검출기의 각부분의 타이밍도.3 is a timing diagram of each part of the phase detector shown in FIG.

제4도는 본 발명에 따른 위상 고정 루프 회로의 위상 검출기에 대한 구성도.4 is a block diagram of a phase detector of a phase locked loop circuit according to the present invention.

제5도는 제4도에 도시된 위상 검출기 각 부분의 타이밍도.5 is a timing diagram of each part of the phase detector shown in FIG.

* 도면의 주요부분에 대한 부호의 설명* Explanation of symbols for main parts of the drawings

10 : 위상 검출기 13 : 루프 필터10 phase detector 13 loop filter

15 : 전압 제어 발진기 17 : 분주회로15: voltage controlled oscillator 17: frequency divider circuit

23 : 지연소자 25 : D형 플립플롭23: delay element 25: D flip-flop

Claims (1)

기준 주파수 신호를 발생하는 전압 제어 발진기(15), 상기 발진기로부터의 위상이 반대인 두개의 클럭신호와외부 데이타 신호를 수신하는 위상 검출부와, 상기 위상검출부에 의해 검출된 위상 편차 신호를 수신하며 상기발진기의 전압을 제어하는 루프 필터부를 포함하는 위상 고정 루프 회로에 있어서, 상기 반대 위상의 클럭 신호중의 하나의 기준 설정된 클럭 신호와 일치된 동위상의 클럭 신호를 생성하기 위하여 상기 외부데이타를 원하는위상만큼 지연시키는 지연수단(23)과, 상기 동위상의 클럭 신호를 하나의 입력 단자로 수신하도록 구성된 D형플립플롭을 포함하는 위상 고정 루프 회로의 위상 검출장치.A voltage controlled oscillator 15 for generating a reference frequency signal, a phase detector for receiving two clock signals and an external data signal of opposite phases from the oscillator, a phase deviation signal detected by the phase detector, A phase locked loop circuit including a loop filter section for controlling the voltage of an oscillator, wherein the external data is delayed by a desired phase to generate a clock signal in phase coincident with a reference clock signal of one of the clock signals of opposite phases. And a D-type flip-flop configured to receive the in-phase clock signal through a single input terminal. ※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.※ Note: The disclosure is based on the initial application.
KR1019900017146A 1990-10-25 1990-10-25 Phase detect instrument of phase lock loop circuit KR930004859B1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR1019900017146A KR930004859B1 (en) 1990-10-25 1990-10-25 Phase detect instrument of phase lock loop circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1019900017146A KR930004859B1 (en) 1990-10-25 1990-10-25 Phase detect instrument of phase lock loop circuit

Publications (2)

Publication Number Publication Date
KR920009087A true KR920009087A (en) 1992-05-28
KR930004859B1 KR930004859B1 (en) 1993-06-09

Family

ID=19305176

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019900017146A KR930004859B1 (en) 1990-10-25 1990-10-25 Phase detect instrument of phase lock loop circuit

Country Status (1)

Country Link
KR (1) KR930004859B1 (en)

Also Published As

Publication number Publication date
KR930004859B1 (en) 1993-06-09

Similar Documents

Publication Publication Date Title
KR920022684A (en) Frequency Control Oscillator for High Frequency Phase-Locked Loop
KR920704411A (en) Voltage controlled oscillator circuit and phase locked circuit
KR910007267A (en) How to generate two reference signals of the same frequency as the time base generator circuit
KR880008487A (en) Clock Control System and Method for Parallel Variable Constant Frequency Power System
KR830009698A (en) Phase Locked Loops with Improved Lock-in
KR890009098A (en) Voltage controlled oscillation circuit
KR840005000A (en) Horizontal scan frequency multiplication circuit
KR950022152A (en) Signal processing device having a phase locked loop (PLL) circuit
KR880014813A (en) PLL Image Detection Circuit
KR940023208A (en) Clock detection and phase-locked loop device for digital audio equipment for high definition television
KR940012826A (en) Harmonic synchronization detection method and apparatus and system including same
KR880013326A (en) Duty cycle independent phase detector
KR860006873A (en) Oscillation circuit
KR950013046A (en) Phase lock loop circuit
KR880008542A (en) Phase locked loop
KR920009087A (en) Phase detection device of phase locked loop circuit
JPH04260239A (en) Timing extracting circuit
KR950007297A (en) Phase locked loop and how it works
KR880014744A (en) Phase locked loop
KR910009005A (en) Terminal device connected to communication network
KR890001294A (en) Digital PLL State Detection Circuit
KR930020857A (en) Stabilization System of Voltage Controlled Oscillator
KR940012090A (en) Clock divider
JPS63124623A (en) Unlock detection circuit for pll frequency synthesizer
KR960006298A (en) System clock integrator

Legal Events

Date Code Title Description
A201 Request for examination
E902 Notification of reason for refusal
G160 Decision to publish patent application
E701 Decision to grant or registration of patent right
GRNT Written decision to grant
FPAY Annual fee payment

Payment date: 19960123

Year of fee payment: 6

LAPS Lapse due to unpaid annual fee