KR920004217B1 - 4 head switching control head and method thereof - Google Patents

4 head switching control head and method thereof Download PDF

Info

Publication number
KR920004217B1
KR920004217B1 KR1019890004114A KR890004114A KR920004217B1 KR 920004217 B1 KR920004217 B1 KR 920004217B1 KR 1019890004114 A KR1019890004114 A KR 1019890004114A KR 890004114 A KR890004114 A KR 890004114A KR 920004217 B1 KR920004217 B1 KR 920004217B1
Authority
KR
South Korea
Prior art keywords
mode
head
switching
terminal
signal
Prior art date
Application number
KR1019890004114A
Other languages
Korean (ko)
Other versions
KR900015108A (en
Inventor
김경수
Original Assignee
삼성전자 주식회사
강진구
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 삼성전자 주식회사, 강진구 filed Critical 삼성전자 주식회사
Priority to KR1019890004114A priority Critical patent/KR920004217B1/en
Priority to JP2010432A priority patent/JPH02288480A/en
Priority to GB9001512A priority patent/GB2229849B/en
Publication of KR900015108A publication Critical patent/KR900015108A/en
Application granted granted Critical
Publication of KR920004217B1 publication Critical patent/KR920004217B1/en

Links

Images

Classifications

    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11BINFORMATION STORAGE BASED ON RELATIVE MOVEMENT BETWEEN RECORD CARRIER AND TRANSDUCER
    • G11B15/00Driving, starting or stopping record carriers of filamentary or web form; Driving both such record carriers and heads; Guiding such record carriers or containers therefor; Control thereof; Control of operating function
    • G11B15/18Driving; Starting; Stopping; Arrangements for control or regulation thereof
    • G11B15/46Controlling, regulating, or indicating speed
    • G11B15/467Controlling, regulating, or indicating speed in arrangements for recording or reproducing wherein both record carriers and heads are driven
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11BINFORMATION STORAGE BASED ON RELATIVE MOVEMENT BETWEEN RECORD CARRIER AND TRANSDUCER
    • G11B15/00Driving, starting or stopping record carriers of filamentary or web form; Driving both such record carriers and heads; Guiding such record carriers or containers therefor; Control thereof; Control of operating function
    • G11B15/02Control of operating function, e.g. switching from recording to reproducing
    • G11B15/12Masking of heads; circuits for Selecting or switching of heads between operative and inoperative functions or between different operative functions or for selection between operative heads; Masking of beams, e.g. of light beams
    • G11B15/14Masking or switching periodically, e.g. of rotating heads
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11BINFORMATION STORAGE BASED ON RELATIVE MOVEMENT BETWEEN RECORD CARRIER AND TRANSDUCER
    • G11B15/00Driving, starting or stopping record carriers of filamentary or web form; Driving both such record carriers and heads; Guiding such record carriers or containers therefor; Control thereof; Control of operating function
    • G11B15/02Control of operating function, e.g. switching from recording to reproducing
    • G11B15/026Control of operating function, e.g. switching from recording to reproducing by using processor, e.g. microcomputer
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11BINFORMATION STORAGE BASED ON RELATIVE MOVEMENT BETWEEN RECORD CARRIER AND TRANSDUCER
    • G11B15/00Driving, starting or stopping record carriers of filamentary or web form; Driving both such record carriers and heads; Guiding such record carriers or containers therefor; Control thereof; Control of operating function
    • G11B15/02Control of operating function, e.g. switching from recording to reproducing
    • G11B15/12Masking of heads; circuits for Selecting or switching of heads between operative and inoperative functions or between different operative functions or for selection between operative heads; Masking of beams, e.g. of light beams
    • G11B15/125Masking of heads; circuits for Selecting or switching of heads between operative and inoperative functions or between different operative functions or for selection between operative heads; Masking of beams, e.g. of light beams conditioned by the operating function of the apparatus
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11BINFORMATION STORAGE BASED ON RELATIVE MOVEMENT BETWEEN RECORD CARRIER AND TRANSDUCER
    • G11B5/00Recording by magnetisation or demagnetisation of a record carrier; Reproducing by magnetic means; Record carriers therefor
    • G11B5/48Disposition or mounting of heads or head supports relative to record carriers ; arrangements of heads, e.g. for scanning the record carrier to increase the relative speed
    • G11B5/54Disposition or mounting of heads or head supports relative to record carriers ; arrangements of heads, e.g. for scanning the record carrier to increase the relative speed with provision for moving the head into or out of its operative position or across tracks
    • G11B5/55Track change, selection or acquisition by displacement of the head

Abstract

The circuit includes a microprocessor (10) for controlling a timer and the whole system. A first switching means performs rotary switching under the control of the microprocessor (10) to decide which of four heads is to be selected so as to carry out a reading function. A second switching means performs head amplification switching under the control of the microprocessor (10) to decide which of four heads is to be selected to carry out a reading function. The first and second switching means are controlled by the combination of envelope signals and head switching signals. The circuit improves the picture quality and saves the manufacturing cost.

Description

4헤드 절환 제어회로 및 방법4-head change over control circuit and method

제 1 도는 본 발명에 따른 회로도.1 is a circuit diagram according to the present invention.

제 2 도는 본 발명에 헤드 스위치 펄스 인터럽트의 흐름도.2 is a flow diagram of a head switch pulse interrupt in the present invention.

제 3 도는 본 발명에 엔벨로프 단자를 컨트롤하는 흐름도.3 is a flow chart for controlling envelope terminals in the present invention.

* 도면의 주요부분에 대한 부호의 설명* Explanation of symbols for main parts of the drawings

10 : 마이컴 Q1-Q6 : 제 1-6트랜지스터10: microcomputer Q1-Q6: 1-6 transistor

D1-D4 : 다이오드 R1-R5 : 저항D1-D4: Diode R1-R5: Resistance

본 발명은 비디오 카세트 레코우더(Video Cassette Recorder : 이하 VCR이라 칭함)의 헤드(Head)절환 제어회로 및 방법에 관한 것으로, 특히 더블 아지머스(Double Azimuth : 이하 DA라 침함) 4헤드 모델(Model)에서의 헤드 절환 제어회로 및 방법에 관한 것이다. 종래의 DA 4헤드 VCR은 다기능시 즉, 스틸(Still) 및 슬로우(Slow) 서어치(Search)모드시 좋은 화질을 재생하기 위해 2칩(Chip) 마치컴(Micom)을 사용했다. 상기 마이컴 2개로 시스템(System)을 구성하므로 정확한 타이밍(Timing)에 의해 제어가 되어야 하는 시스템 컨트롤(Control)부분을 데이터(Data) 프로세싱(Processing)파아트(Part)로부터 영향을 받지 않게한다. 그런데 상기 마이컴 2개가 필요하게 되므로 원가상승 및 개발에 위험요소가 되는 문제점이 있었다.The present invention relates to a head switching control circuit and a method of a video cassette recorder (hereinafter referred to as a VCR), in particular a double azimuth (hereinafter referred to as DA) a four-head model It relates to a head switching control circuit and a method). Conventional DA 4-head VCRs use a two-chip Micom to reproduce good image quality in multi-function, that is, still and slow search modes. Since the system consists of two microcomputers, the system control part, which should be controlled by accurate timing, is not affected by the data processing part. However, since two microcomputers are required, there was a problem that the risk of cost increase and development.

따라서 본 발명의 목적은 DA 4 헤드 VCR에서 시스콘 및 타이머를 한 칩 마이컴으로 제어하여 타임 딜레이 없이 헤드 절환 제어를 할 수 있는 4헤드 절환 제어회로 및 방법이다.Accordingly, an object of the present invention is a four-head switch control circuit and a method for controlling head switching without a time delay by controlling a scissor and a timer with one chip microcomputer in a DA four-head VCR.

이하 본 발명을 도면을 참조하여 상세히 설명한다.Hereinafter, the present invention will be described in detail with reference to the drawings.

제 1 도는 본 발명에 따른 회로도로서, 시스콘 및 타이머를 제어하는 마이컴(10)과, 4개의 헤드중 어느 헤드를 읽을 것인가를 상기 마이컴(10)제어에 의해 선택되어 로터리 스위칭 절환을 하기 위해 트랜지스터(Q4-Q6) 및 다이오드(D3, D4) 및 저항(R4, R5)으로 이루어진 제 1 스위칭 절환수단과, 4개의 헤드중 어느 헤드를 읽을 것인가를 상기 마이컴(10)제어에 의해 선택되어 헤드 앰프 스위칭절환을 하기 위해 트랜지스터(Q1-Q3) 및 다이오드(D1- D2) 및 저항(R2, R3)으로 이루어진 제 2 스우칭 절환수단과, 어느 채널을 긁고 있는가의 상태를 나타내는 엔벨로프신호와 헤드 스위칭신호의 조합에 의해 상기 제 1, 2 스위칭 절환수단을 제어하는 제어수단을 구성한다.1 is a circuit diagram according to the present invention, in which a microcomputer 10 for controlling a ciscon and a timer, and which head of four heads is read by the microcomputer 10, is selected by the control of the transistor for switching the switching. The first switching switching means consisting of (Q4-Q6) and diodes D3 and D4 and resistors R4 and R5, and which head of the four heads is read by the microcomputer 10 control to select a head amplifier. Second switching means consisting of transistors Q1-Q3, diodes D1-D2, and resistors R2, R3 for switching switching, an envelope signal and a head switching signal indicative of which channel is being scratched. And control means for controlling the first and second switching switching means.

제 2 도는 본 발명에 따른 헤드 스위치펄스 인터럽트의 흐름도이다.2 is a flowchart of a head switch pulse interrupt in accordance with the present invention.

제 3 도는 본 발명에 따른 엔벨로프 단자를 컨트롤하는 흐름도이다.3 is a flowchart for controlling an envelope terminal according to the present invention.

상술한 구성에 의거 본 발명을 제 1-3 도를 참조하여 상세히 설명한다. 우선 도시한 바와 같이 마이컴(10)의 엔벨로프(Envelope) 단자(ENV)는 저항(R8, R10, R14, R16)을 통해 각각 트랜지스터( Q2, Q3, Q5, Q6)의 베이스(Base)에 공급되는 제어신호(1)를 선택할 수 있다. 상기 각 트랜지스터( Q2, Q3, Q5, Q6)의 베이스단자와 에미터단자 사이에 각각 저항(R9, R11, R15, R17)을 연결한다.Based on the above-described configuration, the present invention will be described in detail with reference to FIGS. 1-3. First, as shown, the envelope terminal ENV of the microcomputer 10 is supplied to the bases of the transistors Q2, Q3, Q5, and Q6 through the resistors R8, R10, R14, and R16, respectively. The control signal 1 can be selected. Resistors R9, R11, R15, and R17 are connected between the base terminal and the emitter terminal of each of the transistors Q2, Q3, Q5, and Q6.

상기는 헤드앰프(Head Amp) 스위치신호(HAS) 및 로터리(Rotary) 스위치신호(RS)가 마이컴(10)의 헤드앰프단자(HD AMP) 및 로터리 단자(ROTARY)의 출력을 그대로 보낼 것인가, 아니면 엔벨로프 검출신호(ENV DET)에 동기를 맞춰 동상 또는 역상을 출력할 것인가를 선택하게 된다. 상기 마이컴(10) 엔벨로프단자(ENV)에 하이신호를 출력하면 엔벨로프 검출신호(ENV DET)에 관계없이 제어신호(1)는 하이가 되어 트랜지스터(Q3, Q6)를 턴 온 (Trun On)하고 트랜지스터 (Q2, Q5)를 턴 오프한다.The head amp switch signal HAS and the rotary switch signal RS send the outputs of the head amp terminal HD AMP and the rotary terminal ROTARY of the microcomputer 10 as they are. In synchronism with the envelope detection signal ENV DET, it is selected whether to output in-phase or inverse phase. When the high signal is output to the envelope terminal ENV of the microcomputer 10, the control signal 1 becomes high regardless of the envelope detection signal ENV DET, thereby turning on the transistors Q3 and Q6 and turning the transistors on. Turn off (Q2, Q5).

따라서 헤드앰프단자(HD AMP)의 출력신호 및 로터리단자(ROTARY)의 출력신호가 각각 다이오드(D1, D3)를 통해 헤드앰프 스위치신호(HAS) 및 로터리 스위치신호(RS)로 출력한다.Therefore, the output signal of the head amplifier terminal HD AMP and the output signal of the rotary terminal ROTARY are output as the head amplifier switch signal HAS and the rotary switch signal RS through the diodes D1 and D3, respectively.

상기 엔벨로프단자(ENV)가 입력으로 되어 하이 임피던스(Impeadance)가 되면 제어신호(1)는 저항(R1)을 통한 엔벨로프 검출신호(ENV DET)자체가 된다. 이때 다이오드(D1, D3)에 인가되는 신호는 엔벨로프 검출신호(ENV DET)와 동상이 되고 다이오드(D2, D4)로 인가되는 신호는 엔벨로프 검출신호(ENV DET)와 역상이 된다.When the envelope terminal ENV is input and becomes high impedance, the control signal 1 becomes the envelope detection signal ENV DET itself through the resistor R1. At this time, the signal applied to the diodes D1 and D3 is in phase with the envelope detection signal ENV DET and the signal applied to the diodes D2 and D4 is reversed with the envelope detection signal ENV DET.

상기 다이오드(D1, D2)의 캐소우드단자에는 저항(R3)을 연결하여 접지하고, 다이오드(D3, D4)의 캐소우드 단자에는 저항(R5)을 연결하여 접지한다. 따라서 헤드앰프단자(HD AMP) 및 로터리단자(ROTARY)의 출력이 하이이면, 이 하이신호가 저항(R6, R12)을 통해 트랜지스터(Q1, Q4) 베이스단자에 입력하여 트랜지스터(Q1, Q4)가 각각 턴 온되므로 전원(5V) 이 저항(R2, R4) 각각을 통해 접지된다. 상기 트랜지스터(Q1, Q4) 각각의 베이스단자와 에미터단자 사이에 저항(R7, R13)을 연결한다. 그래서 트랜지스터(Q3, Q6)에는 전원이 공급되지 않고 트랜지스터(Q2, Q5)에만 공급되어 헤드앰프 스위치신호(HAS) 및 로터리 스위치신호(RS)에 동상이 출력된다.The resistors R3 are connected to ground through the cathode terminals of the diodes D1 and D2, and the resistors R5 are connected to ground through the cathode terminals of the diodes D3 and D4. Therefore, when the output of the head amplifier terminal (HD AMP) and the rotary terminal (ROTARY) is high, this high signal is inputted through the resistors R6 and R12 to the base terminals of the transistors Q1 and Q4 so that the transistors Q1 and Q4 Since each is turned on, power supply 5V is grounded through each of resistors R2 and R4. The resistors R7 and R13 are connected between the base terminal and the emitter terminal of each of the transistors Q1 and Q4. As a result, power is not supplied to the transistors Q3 and Q6 and is supplied only to the transistors Q2 and Q5 so that the in phase is output to the head amplifier switch signal HAS and the rotary switch signal RS.

반대로 헤드앰프단자(HD AMP) 및 로터리단자(ROTARY)의 출력이 로우이면 헤드앰프 스위치신호(HAS) 및 로터리 스위치신호(RS)에 역상이 출력되게 된다. 상기 마이컴(10)내에서 엔벨로프단자(ENV) 및 헤드앰프단자(HD AMP) 및 로터리단자(ROTARY)의 신호를 컨트롤(Control)하는 과정을 도시한 흐름도를 보며 설명한다.On the contrary, when the output of the head amplifier terminal HD AMP and the rotary terminal ROT is low, the reverse phase is output to the head amplifier switch signal HAS and the rotary switch signal RS. The flowchart illustrating a process of controlling signals of the envelope terminal ENV, the head amplifier terminal HD AMP, and the rotary terminal ROTARY in the microcomputer 10 will be described.

먼저 헤드앰프단자(HD AMP) 및 로터리단자(ROTARY)를 제어하는 부분으로 본 루틴은 헤드스위치 펄스의 엣지(Edge)에 동기를 맞춘 인터럽트(Interupt)의 일부 루틴으로 (1A) 단계에서 현재 플레이모드인가를 마이컴(10)에서 체크(Check)하여 플레이 모드이면 (2A)단계를 수행한다. 상기 (2A)단계에서는 SP(Standard play)모드인가를 판단하여 SP모드이면 (3A)단계를 수행하고 SP모드가 아니면 (5A)단계를 수행한다. 상기 (3A)단계에서는 헤드앰프단자(HD AMP)로 로우신호가 출력되게 하고 (4A)단계에서 로터리 단자(ROTARY)로 출력되는 신호를 헤드스위치와 동상이 되게한 후 리턴(RETURN)을 한다. 상기 (5A)단계에서는 헤드앰프단자(HD AMP)로 하이신호가 출력되게 하고 (6A)단계에서 로터리단자(ROTARY)로 출력되는 신호를 헤드스위치와 역상이 되게한 후 리턴을 한다.First of all, the head amp terminal (HD AMP) and the rotary terminal (ROTARY) are controlled. This routine is a part of the routine that is synchronized with the edge of the headswitch pulse. Check the authorization in the microcomputer 10 and performs step (2A) in the play mode. In the step (2A), it is determined whether the SP (Standard play) mode is performed in step (3A) if the SP mode, and (5A) if not in the SP mode. In step (3A), the low signal is output to the head amp terminal (HD AMP), and in step (4A), the signal output to the rotary terminal (ROTARY) is in phase with the head switch and then returns. In step (5A), the high signal is output to the head amplifier terminal (HD AMP), and in step (6A), the signal output to the rotary terminal (ROTARY) is reversed with the head switch and returned.

상기 (1A)단계에서 플레이 모드가 아니면 (7A)단계에서 현재가 스틸(Still) 모드 인가를 체크하여 스틸모드가 아니면 (8A)단계를 수행하고 스틸모드이면 (11A)단계를 수행한다.If it is not the play mode in the step (1A), check whether the current mode is still (Still) mode in step (7A), and if it is not the still mode (8A), and if it is still mode (11A).

상기 (8A)단계에서는 현재가 2배속 모드인가를 체크하여 2배속 모드가 아니면 (9A)단계를 수행하고 2배속 모드이면 (11A)단계를 수행한다. 상기 (9A)단계에서는 현재 슬로우(Slow)모드인가를 체크하여 슬로우 모드가 아니면 (16A)단계를 수행하고 슬로우모드이면 (10A)단계를 수행한다. 상기 (10A)단계에서는 테이프 이동기간인가를 체크하여 이동기간이면 (19A)단계를 수행하고, 이동기간이 아니면 (11A)단계를 수행하여 SP모드인가를 다시 체크한 후 SP모드이면 (12A)단계를 수행하여, SP모드가 아니면 (14A)단계를 수행한다. 상기 (12A)단계에서는 헤드앰프단자(HD AMP)로 출력되는 신호를 헤드스위치와 역상이 되게하고 (13A)단계에서 로터리단자(ROTARY)로 하이신호가 출력되게한 후 리턴한다. 상기 (14A)단계에서는 헤드 앰프단자(HD AMP)로 출력되는 신호를 헤드스위치와 동상이 되게하고 (15A)단계에서 로터리단자(ROTARY)로 로우신호가 출력되게한 후 리턴한다. 상기 (16A)단계에서는 현재가 F.ADV(Frame Advance)모드인가를 체크하여 이 모드이면 (10A)단계를 수행하고, 이 모드가 이나면 (17A)단계를 수행한다. 상기 (17A)단계에서는 현재가 서어치(Search)모드인가를 체크하여 아니면 리턴하고 서어치모드이면 (18A)단계를 수행한다.In step (8A), it is checked whether the current mode is the double speed mode, and if it is not the double speed mode, step (9A) is performed. If the mode is double speed mode, step (11A) is performed. In the step (9A), it is checked whether the current slow mode (Slow) mode (16A) is performed if the slow mode is not, and if the slow mode (10A). In step (10A), if the moving period is checked by checking whether the tape movement period is performed, perform step (19A), and if not, perform step (11A) and check whether the SP mode is again, and then, in step SP (12A) If no, the SP mode is performed (14A). In step 12A, the signal output to the head amplifier terminal HD AMP is reversed to the head switch. In step 13A, the high signal is output to the rotary terminal ROTARY and returned. In step 14A, the signal output to the head amplifier terminal HD AMP is in phase with the head switch. In step 15A, the low signal is output to the rotary terminal ROTARY and returned. In step (16A), it is checked whether the present mode is F. ADV (Frame Advance) mode, and if it is this mode, step (10A) is performed. If this mode is, step (17A) is performed. In step (17A), it is checked if the current mode is search (Search) or returns, and if it is search mode, step (18A) is performed.

상기 (18A)단계에서는 SP모드인가를 체크하여 SP모드가 아니면 (5A)단계를 수행하고 SP모드이면 (19A)단계를 수행한다.In step (18A), it is checked whether the SP mode is present, and if it is not the SP mode, step (5A) is performed.

상기 (19A)단계에선 헤드앰프단자(HD AMP)로 하이신호가 출력되게하고 (20A)단계를 수행한다. 상기 (20A)단계에서는 헤드스위치가 하이인가를 체크하여 하이이면 (21A)단계를 수행하고 하이가 아니면 (22A)단계를 수행한다. 상기 (21A)단계에서는 로터리단자(ROTARY)로 로우신호가 출력된 후 리턴하고, (22A)단계에서는 로터리단자(ROTARY)로 하이신호가 출력된 후 리턴한다.In step 19A, a high signal is output to the head amp terminal HD AMP and step 20A is performed. In step (20A), it is checked whether the head switch is high, and if it is high, step (21A) is performed; otherwise, step (22A) is performed. In step 21A, the low signal is output to the rotary terminal ROTARY and then returned. In step 22A, the signal is returned after the high signal is output to the rotary terminal ROTARY.

또한 엔벨로프단자(ENV)를 컨트롤하는 부분으로 엔벨로프 검출신호(ENV DET)와 동기를 맞출 필요가 있는 부분을 판단하여 이 엔벨로프단자(ENV)를 입력으로 만드는 과정을 도시한 흐름도를 보며 설명한다. (1B)단계에서 테이프 스피드가 SP인가를 체크하여 SP이면 (2B)단계를 수행하고 SP가 아니면 (7B)단계를 수행한다.In addition, a flow diagram illustrating a process of making the envelope terminal ENV as an input by determining a portion that needs to be synchronized with the envelope detection signal ENV DET as a portion for controlling the envelope terminal ENV will be described. In step (1B), check whether the tape speed is SP. If the SP is SP, perform step (2B). If not, perform step (7B).

상기 (2B)단계에서는 현재가 서어치모드인가를 체크하여 서어치모드이면 (6B)단계를 수행하고 서어치모드가 아니면 (3B)단계를 수행한다.In step (2B), it is checked whether the current search mode is performed, and if it is a search mode, step (6B) is performed. If it is not a search mode, step (3B) is performed.

상기 (3B)단계에서는 현재가 F.ADV모드인가를 체크하여 F.ADV모드가 아니면 (4B)단계를 수행하고, F.ADV모드이면 (5B)단계를 수행하며, 상기 (4B)단계에서 현재가 슬로우 모드인가를 체크하여 슬로우모드이면 (5B)단계를 수행한다. 상기 슬로우 모드가 아니면 (7B)단계를 수행하고, 상기 (5B)단계에서는 테이프 이동기간인가를 체크하여 이동기간이 아니면 (7B)단계를 수행하며 테이프 이동기간이면 (6B)단계를 수행한다. 상기 (6B)단계에서는 엔벨로프단자(ENV)를 입력포트로 지정한 후 리턴하고 상기 (7B)단계에서는 엔벨로프단자(ENV)에서 하이신호가 출력하게 한후 리턴을 수행한다. 상기 엔벨로프단자(ENV)가 하이신호가 출력중일 경우 헤드앰프단자(HD AMP) 및 로터리단자(ROTARY)의 신호가 헤드앰프스위치신호(HAS) 및 로터리 스위치신호(RS)로 바로 출력되므로 단지 헤드스위치에 동기를 맞추는 과정으로 되어있다.In step (3B), it is checked whether the current mode is F. ADV mode, and if step F.ADV mode is not performed, step (4B) is performed. If step F.ADV mode is performed, step (5B) is performed. If it is a slow mode and checks whether it is a mode, the step (5B) is performed. If it is not the slow mode, step (7B) is performed, and in step (5B), it is checked whether the tape movement period is performed, and if step (7B) is not the movement period, step (6B) is performed. In step (6B), the envelope terminal (ENV) is designated as an input port and returned. In step (7B), the high signal is output from the envelope terminal (ENV). When the envelope terminal ENV is outputting a high signal, the signals of the head amplifier terminal HD AMP and the rotary terminal ROTARY are directly output as the head amplifier switch signal HAS and the rotary switch signal RS. It's a process that keeps you motivated.

반면 엔벨로프단자(ENV)가 하이임피던스일 경우, 즉 입력포트로 지정할 경우 로터리 스위치신호(RS) 및 헤드앰프 스위치신호(HAS)는 엔벨로프 검출신호(ENV DET)와 동기를 맞추어 주어야 하므로, 헤드앰프단자(HD AMP) 및 로터리단자(ROTARY)는 엔벨로프 검출신호(ENV DET)의 동상신호를 출력할 것인가 역상신호를 출력할 것인가를 결정한다.On the other hand, if the envelope terminal (ENV) is high impedance, that is, designated as an input port, the rotary switch signal (RS) and the head amplifier switch signal (HAS) must be synchronized with the envelope detection signal (ENV DET). The HD AMP and the rotary terminal ROTARY determine whether to output the in-phase signal of the envelope detection signal ENV DET or the reverse phase signal.

상술한 바와 같이 DA 4헤드 VCR에서 시스콘 및 타이머를 한 마이컴으로 제어할때 발생되는 타임 딜레이에 의해 화질이 나빠지는 것을 방지함으로써 다기능시 고화질을 실현할 수 있어 제품의 원가가 절감이 되면서 품질이 향상되는 이점이 있다.As described above, the image quality can be prevented from being degraded by the time delay generated when controlling the scones and timers with a single microcomputer in the DA 4-head VCR. There is an advantage.

Claims (2)

비디오 카세트 레코우더의 4헤드 절환회로에 있어서, 시스템과 티이머를 하나로 제어하는 마이컴(10)과, 상기 4헤드중 어느헤드를 읽을 것인가를 상기 마이컴(10)제어에 의해 선택되어 로터리 스위칭 절환을 하는 제 1 스위칭 절환수단과, 상기 4헤드중 어느헤드를 읽은 것인가를 상기 마이컴(10)제어에 의해 선택되어 헤드앰프 스위칭 절환을 하는 제 2 스위칭 절환수단과 헤드가 어느채널을 긁고 있는가의 상태를 나타내는 엔벨로프 신호와 헤드스위칭신호의 조합에 의해 상기 제 1, 2 스위칭 절환수단을 제어하는 제어수단으로 구성함을 특징으로 하는 4헤드 절환제어회로.In the four-head switching circuit of a video cassette recorder, a microcom 10 for controlling a system and a timer and a head of the four heads are selected by the microcomputer 10 to control rotary switching. A state in which the first switching switching means for switching the head and the second switching switching means for switching the head amp switching are selected by the microcomputer 10 control of which of the four heads is read. And a control means for controlling the first and second switching switching means by a combination of an envelope signal and a head switching signal. 비디오 카세트 레코우더의 4헤드 절환방법에 있어서, 현재가 플레이모드이고 SP모드이면 헤드앰프단자로 로우출력이 되면서 로터리단자의 신호가 헤드스위치와 동상이고 SP모드가 아니면 SP모드일 경우와 반대 동작을 하는 제 1 과정과, 상기 제 1 과정에서 현재가 플레이모드가 아니고 스틸모드 및 2배속 모드가 아니며 현재가 슬로우모드 또는 F.ADV모드이면 테이프 이동기간인가를 체크하는 제 2 과정과, 상기 제 2 과정에서 테이프 이동기간이 아니고 SP모드이면 헤드앰프단자의 신호가 헤드스위치가 역상이 되면서 로터리단자로 하이신호가 출력되고 SP모드가 아니면 SP모드일 경우와 반대동작을 하는 제 3 과정과, 상기 제 3 과정에서 현재가 F.ADV모드가 아니고 서어치모드이며 SP모드이면 헤드앰프단자로 하이가 출력되고 헤드스위치가 하이이면 로터리단자로 로우를 출력하면서 헤드스위치가 하이가 아니면 로터리단자로 하이를 출력하는 제 4 과정과, 테이프 스프드가 SP모드이고 현재가 서어치모드가 아니며 현재가 F.ADV모드 또는 슬로우모드일 경우 테이프 이동기간이면 엔벨로프 단자를 입력포트로 지정하고 테이프 스프드가 SP모드나 슬로우모드나 테이프 이동기간이 아니면 엔벨로프단자로부터 하이가 출력하는 제 5 과정으로 이루어짐을 특징으로 하는 4헤드 절환제어방법.In the four-head switching method of the video cassette recorder, if the current mode is the play mode and the SP mode, the output signal is low to the head amplifier terminal, and the signal of the rotary terminal is in phase with the head switch. A second step of checking whether the tape movement period is present if the current is not the play mode, the still mode and the double speed mode, and the current mode is the slow mode or the F. ADV mode, and in the second process In the SP mode instead of the tape movement period, the third step of performing the opposite operation to that of the SP mode when the head amplifier terminal signal is reversed and the high signal is output to the rotary terminal. If the current mode is not F.ADV mode, it is search mode and it is SP mode, high signal is outputted to head amplifier terminal. If the head switch is not high while outputting low low, the fourth step of outputting high to the rotary terminal, and if the tape spread is in SP mode, the current is not in search mode, and the current is in F.ADV mode or slow mode, the envelope is enveloped. And a fifth process of outputting high from the envelope terminal when the terminal is designated as an input port and the tape spread is not in the SP mode, the slow mode, or the tape movement period.
KR1019890004114A 1989-03-30 1989-03-30 4 head switching control head and method thereof KR920004217B1 (en)

Priority Applications (3)

Application Number Priority Date Filing Date Title
KR1019890004114A KR920004217B1 (en) 1989-03-30 1989-03-30 4 head switching control head and method thereof
JP2010432A JPH02288480A (en) 1989-03-30 1990-01-19 Circuit and method for head switching control
GB9001512A GB2229849B (en) 1989-03-30 1990-01-23 Improvements in or related to multiple head switching for video cassette recorders

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1019890004114A KR920004217B1 (en) 1989-03-30 1989-03-30 4 head switching control head and method thereof

Publications (2)

Publication Number Publication Date
KR900015108A KR900015108A (en) 1990-10-25
KR920004217B1 true KR920004217B1 (en) 1992-05-30

Family

ID=19284914

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019890004114A KR920004217B1 (en) 1989-03-30 1989-03-30 4 head switching control head and method thereof

Country Status (3)

Country Link
JP (1) JPH02288480A (en)
KR (1) KR920004217B1 (en)
GB (1) GB2229849B (en)

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3569618A (en) * 1966-11-04 1971-03-09 Nippon Electric Co Switching device for magnetic recording/reproducing apparatus
GB1290852A (en) * 1968-12-11 1972-09-27
JPS61123376A (en) * 1984-11-20 1986-06-11 Sanyo Electric Co Ltd Special reproducing method of magnetically recorded image reproducing device
JPS626585A (en) * 1985-07-02 1987-01-13 Mitsubishi Electric Corp Magnetic recording and reproducing device
JPS62250536A (en) * 1986-04-23 1987-10-31 Mitsubishi Electric Corp Vtr head switching device
JPS6399683A (en) * 1986-10-15 1988-04-30 Mitsubishi Electric Corp Video recording and reproducing device
JPH0752489B2 (en) * 1987-02-23 1995-06-05 株式会社日立製作所 Magnetic recording / reproducing device

Also Published As

Publication number Publication date
KR900015108A (en) 1990-10-25
JPH02288480A (en) 1990-11-28
GB9001512D0 (en) 1990-03-21
GB2229849B (en) 1993-10-06
GB2229849A (en) 1990-10-03

Similar Documents

Publication Publication Date Title
KR920004217B1 (en) 4 head switching control head and method thereof
US5172241A (en) Recording/playback system for VCR
KR950007939B1 (en) Using time reproducing method and circuit of vcr
JPH0325302Y2 (en)
KR200150920Y1 (en) Audio circuit of a vcr
JPH044480U (en)
KR910003570Y1 (en) Stabilization circuit of formative secam color signal processing
KR900007369Y1 (en) One touch memory circuit for the vtr
KR930004023Y1 (en) Simultaneous recorder device of double deck
KR900005599B1 (en) Connective recording circuit and its method using control pulse of different duty
KR880000803Y1 (en) Four heads modulating of vtr
KR870000985Y1 (en) Recording adjustment device of video tape recorder
JPH0682483B2 (en) Envelope output device
KR0124514Y1 (en) Recording circuit for steady speed
JPS634272Y2 (en)
KR890004964Y1 (en) Economic circuit for electric power
KR910007642Y1 (en) Donble azimuth four head control head
KR930000771Y1 (en) Tape end/start detecting circuit for one output
JPS6120204A (en) Recording/reproducing switching circuit of cassette tape recorder
KR920005113Y1 (en) Audio fade-out circuit of camcoder
JPS644190A (en) Chrominance signal processor for magnetic recording and reproducing device
KR900001069Y1 (en) Video cassette recorder's reproducting control circuit
JPS6027994Y2 (en) Power-on device for electrical equipment
KR960025564A (en) Head switching device for 4-head video cassette recorder
JPS643277U (en)

Legal Events

Date Code Title Description
A201 Request for examination
G160 Decision to publish patent application
E701 Decision to grant or registration of patent right
GRNT Written decision to grant
FPAY Annual fee payment

Payment date: 20040429

Year of fee payment: 13

LAPS Lapse due to unpaid annual fee