KR910021160A - Composite video signal generator - Google Patents

Composite video signal generator Download PDF

Info

Publication number
KR910021160A
KR910021160A KR1019900006562A KR900006562A KR910021160A KR 910021160 A KR910021160 A KR 910021160A KR 1019900006562 A KR1019900006562 A KR 1019900006562A KR 900006562 A KR900006562 A KR 900006562A KR 910021160 A KR910021160 A KR 910021160A
Authority
KR
South Korea
Prior art keywords
video signal
composite video
transistors
signal
blanking
Prior art date
Application number
KR1019900006562A
Other languages
Korean (ko)
Other versions
KR930009874B1 (en
Inventor
소명진
Original Assignee
문정환
금성일렉트론 주식회사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 문정환, 금성일렉트론 주식회사 filed Critical 문정환
Priority to KR1019900006562A priority Critical patent/KR930009874B1/en
Publication of KR910021160A publication Critical patent/KR910021160A/en
Application granted granted Critical
Publication of KR930009874B1 publication Critical patent/KR930009874B1/en

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K17/00—Electronic switching or gating, i.e. not by contact-making and –breaking
    • H03K17/51—Electronic switching or gating, i.e. not by contact-making and –breaking characterised by the components used
    • H03K17/56—Electronic switching or gating, i.e. not by contact-making and –breaking characterised by the components used by the use, as active elements, of semiconductor devices
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N5/00—Details of television systems
    • H04N5/222—Studio circuitry; Studio devices; Studio equipment
    • H04N5/262—Studio circuits, e.g. for mixing, switching-over, change of character of image, other special effects ; Cameras specially adapted for the electronic generation of special effects
    • H04N5/268—Signal distribution or switching

Abstract

내용 없음No content

Description

복합영상신호 발생회로Composite video signal generator

본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음Since this is an open matter, no full text was included.

제1도는 일반적인 복합영상신호 발생회로도.1 is a general composite video signal generation circuit diagram.

제2도의 (가) 내지 (라)는 제1도 각부의 파형도.2A to 2D are waveform diagrams of respective parts of FIG.

제3도는 본 발명의 복합영상신호 발생회로도.3 is a composite video signal generation circuit diagram of the present invention.

Claims (2)

정, 부극성 블랭킹신호(BS+), (BS-)로 차동결합된 트랜지스터(Q21, Q22), (Q23, Q24)를 제어하는 영상신호(VS)와 동기 신호(Syn)중에서 하나를 선택하여 출력되게하고, 블랭킹 신호의 저전위구간에서 상기 저전위의 부극성 블랭킹신호(BS-)로 트랜지스터(Q27)를 오프시켜 복합영상신호(CVS)의 직류레벨을 증가시키도록 구성된 것을 특징으로 하는 복합 영상신호 발생회로.Select one of the video signal VS and the sync signal Syn to control the transistors Q21, Q22 and Q23 and Q24 differentially coupled to the positive and negative blanking signals BS + and (BS-) and output them. And turn off the transistor Q27 with the negative potential blanking signal BS- of the low potential in the low potential section of the blanking signal to increase the DC level of the composite video signal CVS. Signal generating circuit. 제1항에 있어서, 상기 정, 부극성 블랭킹신호(BS+), (BS-)로 트랜지스터(Q31), (Q32)를 제어하고, 이에 의해 상기 트랜지스터(Q21, Q22), (Q23, Q24)의 에미터단이 제어되도록 구성된 것을 특징으로 하는 복합영상신호 발생회로.2. The transistors of claim 1, wherein the transistors Q31 and Q32 are controlled by the positive and negative blanking signals BS + and BS-, thereby controlling the transistors Q21, Q22 and Q23, Q24. A composite video signal generation circuit, characterized in that the emitter stage is configured to be controlled. ※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.※ Note: The disclosure is based on the initial application.
KR1019900006562A 1990-05-09 1990-05-09 Picture image signal generation circuit KR930009874B1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR1019900006562A KR930009874B1 (en) 1990-05-09 1990-05-09 Picture image signal generation circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1019900006562A KR930009874B1 (en) 1990-05-09 1990-05-09 Picture image signal generation circuit

Publications (2)

Publication Number Publication Date
KR910021160A true KR910021160A (en) 1991-12-20
KR930009874B1 KR930009874B1 (en) 1993-10-12

Family

ID=19298828

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019900006562A KR930009874B1 (en) 1990-05-09 1990-05-09 Picture image signal generation circuit

Country Status (1)

Country Link
KR (1) KR930009874B1 (en)

Also Published As

Publication number Publication date
KR930009874B1 (en) 1993-10-12

Similar Documents

Publication Publication Date Title
KR880700548A (en) TTL vs. CMOS Input Buffer
KR880010608A (en) Picture-in-picture video signal generator
KR870009543A (en) Differential amplifier circuit
KR890001274A (en) Current mirror circuit
KR860003704A (en) Video Signal Emphasis Circuit
KR910021160A (en) Composite video signal generator
KR890003200A (en) Horizontal deflection output circuit
KR860000770A (en) Video AGC circuit
KR910021019A (en) Delay circuit
KR900004167A (en) Blanking circuit of TV receiver
KR850008253A (en) Differential amplifier
KR910008959A (en) Output circuit
KR850003999A (en) Vertical Contour Compensator
KR940012834A (en) Switching circuit for common audio circuit
KR890006075A (en) Television receiver circuit with regulated switching power supply
KR960020338A (en) Horizontal Parabola Waveform Generation Circuit of Monitor
KR850002199A (en) Keying pulse generator
KR910015115A (en) Clamping Circuit of High Voltage Generator
DE59008183D1 (en) Circuit arrangement for the electronic level control of a sound signal.
KR950004997A (en) Horizontal Blanking Signal Correction Circuit
JPS5664565A (en) Vertical deflecting circuit
KR870009587A (en) Mosaic screen generating circuit
KR880008628A (en) Sharpness Compensation Device of Double Scan TV
KR910012858A (en) Stabilization Circuit of Low Power Supply Shutdown Circuit Using Current Ratio
KR970068471A (en) The horizontal output circuit portion

Legal Events

Date Code Title Description
A201 Request for examination
E902 Notification of reason for refusal
E601 Decision to refuse application
J2X1 Appeal (before the patent court)

Free format text: APPEAL AGAINST DECISION TO DECLINE REFUSAL

G160 Decision to publish patent application
E701 Decision to grant or registration of patent right
GRNT Written decision to grant
FPAY Annual fee payment

Payment date: 20050923

Year of fee payment: 13

LAPS Lapse due to unpaid annual fee