KR910015957A - EL driving circuit - Google Patents

EL driving circuit Download PDF

Info

Publication number
KR910015957A
KR910015957A KR1019900002545A KR900002545A KR910015957A KR 910015957 A KR910015957 A KR 910015957A KR 1019900002545 A KR1019900002545 A KR 1019900002545A KR 900002545 A KR900002545 A KR 900002545A KR 910015957 A KR910015957 A KR 910015957A
Authority
KR
South Korea
Prior art keywords
nmos
pmos
gate
driving circuit
overvoltage
Prior art date
Application number
KR1019900002545A
Other languages
Korean (ko)
Other versions
KR930011104B1 (en
Inventor
정준호
오주열
Original Assignee
김정배
삼성전관 주식회사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 김정배, 삼성전관 주식회사 filed Critical 김정배
Priority to KR1019900002545A priority Critical patent/KR930011104B1/en
Publication of KR910015957A publication Critical patent/KR910015957A/en
Application granted granted Critical
Publication of KR930011104B1 publication Critical patent/KR930011104B1/en

Links

Classifications

    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes

Abstract

내용 없음No content

Description

EL 구동회로EL driving circuit

본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음Since this is an open matter, no full text was included.

제2도는 본 발명에 의한 EL 구동회로의 실시예시도, 제3도는 본 발명에 따른 EL 구동회로의 입출력 파형을 도시한 파형선도.FIG. 2 is an exemplary view of an EL driver circuit according to the present invention, and FIG. 3 is a waveform diagram showing input and output waveforms of the EL driver circuit according to the present invention.

Claims (1)

＂하이＂레벨의 제어신호가 제1결합 콘덴서(C1)를 경유하여 게이트에 인가됨으로써 제1블로킹 다이오드(D1)를 통과한 부(-)전압을 도통시키는 nMOS(N1)와 상기 nMOS(N1)의 게이트와 드레인에 결선되어 이 nMOS(N1)가 과전압으로 파괴되는 것을방지하는 제1제너다이오드(ZD1)로 구성된 제1구동수단(10) ; ＂로우＂레벨의 제어신호가 제2결합 콘덴서를 경유하여 게이트에 인가됨으로써 제2블로킹 다이오드를 통과한 정(+)전압을 도통시키는 PMOS(P1)와 상기 PMOS(P1)의 게이트와 드레인에 결선되어 이 PMOS(P1)가 과전압으로 파괴되는 것을 방지하는 제2제너다이오드(ZD2)로 구성되는 제2구동수단(20)을 포함함을 특징으로 하는 EL 구동회로.A high-level control signal is applied to the gate via the first coupling capacitor C1, so that the nMOS (N1) and the nMOS (N1) conduct the negative voltage passing through the first blocking diode (D1). First driving means (10) comprising first zener diode (ZD1) connected to the gate and the drain of the nMOS (N1) to prevent the nMOS (N1) from being destroyed by an overvoltage; A low-level control signal is applied to the gate via the second coupling capacitor to connect the positive voltage passing through the second blocking diode to the gate and drain of the PMOS P1 and the PMOS P1. And second driving means (20) constituted by a second zener diode (ZD2) for preventing the PMOS (P1) from being destroyed by overvoltage. ※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.※ Note: The disclosure is based on the initial application.
KR1019900002545A 1990-02-27 1990-02-27 El driver circuit KR930011104B1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR1019900002545A KR930011104B1 (en) 1990-02-27 1990-02-27 El driver circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1019900002545A KR930011104B1 (en) 1990-02-27 1990-02-27 El driver circuit

Publications (2)

Publication Number Publication Date
KR910015957A true KR910015957A (en) 1991-09-30
KR930011104B1 KR930011104B1 (en) 1993-11-24

Family

ID=19296494

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019900002545A KR930011104B1 (en) 1990-02-27 1990-02-27 El driver circuit

Country Status (1)

Country Link
KR (1) KR930011104B1 (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100730482B1 (en) * 2001-05-28 2007-06-20 주식회사 동진쎄미켐 Organic electroluminescent display and method for forming same

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100730482B1 (en) * 2001-05-28 2007-06-20 주식회사 동진쎄미켐 Organic electroluminescent display and method for forming same

Also Published As

Publication number Publication date
KR930011104B1 (en) 1993-11-24

Similar Documents

Publication Publication Date Title
KR920018514A (en) Electro-optical device
KR930005351A (en) Electrostatic Discharge Detection and Clamp Control Circuits
KR960701514A (en) OUTPUT DRIVER
KR840008097A (en) Substrate Bias Voltage Control Circuit and Method
KR930018850A (en) Output buffer device
KR920018758A (en) Integrated semiconductor circuit
KR910015957A (en) EL driving circuit
KR850008420A (en) Output control circuit for initial spike noise cancellation
KR880006850A (en) 3-states complementary MOS integrated circuit
KR940004833A (en) Latch-up Reduction Output Driver and Latch-up Reduction Method of CMOS Circuit
KR910008842A (en) Speed control circuit of level converter
KR940026965A (en) Column Address Transition Detection Circuit
KR920003703A (en) Single-Drive Level Shifters with Low Dynamic Impedance
KR920010907A (en) Free charge circuit
KR970078007A (en) Polarity automatic switching circuit
KR880012011A (en) Logic circuit
KR960019978A (en) Pulse generator
KR890013848A (en) IC overvoltage protection circuit
KR910021036A (en) Comparator circuit
KR940012767A (en) Voltage switching circuit
KR910019002A (en) Tape security circuit by password
KR940008234A (en) Signal integrated circuit
KR890017874A (en) TRIGGER CIRCUIT
KR920001841A (en) Power-On Reset Circuit
KR950013039A (en) Signal input device

Legal Events

Date Code Title Description
A201 Request for examination
G160 Decision to publish patent application
E701 Decision to grant or registration of patent right
GRNT Written decision to grant
FPAY Annual fee payment

Payment date: 20091029

Year of fee payment: 17

EXPY Expiration of term