KR910015120A - Clock Extraction Circuit Using Internal Delay Characteristics of Logic Devices - Google Patents
Clock Extraction Circuit Using Internal Delay Characteristics of Logic Devices Download PDFInfo
- Publication number
- KR910015120A KR910015120A KR1019900000674A KR900000674A KR910015120A KR 910015120 A KR910015120 A KR 910015120A KR 1019900000674 A KR1019900000674 A KR 1019900000674A KR 900000674 A KR900000674 A KR 900000674A KR 910015120 A KR910015120 A KR 910015120A
- Authority
- KR
- South Korea
- Prior art keywords
- clock extraction
- extraction circuit
- logic devices
- internal delay
- delay characteristics
- Prior art date
Links
Landscapes
- Synchronisation In Digital Transmission Systems (AREA)
- Pulse Circuits (AREA)
Abstract
내용 없음No content
Description
본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음As this is a public information case, the full text was not included.
제2도는 본 발명의 구성도.2 is a block diagram of the present invention.
Claims (1)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1019900000674A KR910015120A (en) | 1990-01-20 | 1990-01-20 | Clock Extraction Circuit Using Internal Delay Characteristics of Logic Devices |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1019900000674A KR910015120A (en) | 1990-01-20 | 1990-01-20 | Clock Extraction Circuit Using Internal Delay Characteristics of Logic Devices |
Publications (1)
Publication Number | Publication Date |
---|---|
KR910015120A true KR910015120A (en) | 1991-08-31 |
Family
ID=67468232
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
KR1019900000674A KR910015120A (en) | 1990-01-20 | 1990-01-20 | Clock Extraction Circuit Using Internal Delay Characteristics of Logic Devices |
Country Status (1)
Country | Link |
---|---|
KR (1) | KR910015120A (en) |
-
1990
- 1990-01-20 KR KR1019900000674A patent/KR910015120A/en not_active IP Right Cessation
Similar Documents
Publication | Publication Date | Title |
---|---|---|
KR860002870A (en) | Integrated circuit devices | |
KR880001154A (en) | Remote control system | |
KR910007262A (en) | Flip-flop circuit | |
KR840000853A (en) | 2D address device | |
KR920004996A (en) | Electronic device | |
KR920002393A (en) | Automotive Input Interface | |
KR850003479A (en) | Semiconductor integrated circuit | |
KR860002187A (en) | Waveform Shaping Device | |
KR880001131A (en) | Output buffer circuit | |
KR910015120A (en) | Clock Extraction Circuit Using Internal Delay Characteristics of Logic Devices | |
KR910010705A (en) | Semiconductor integrated circuit | |
KR840002174A (en) | Switch circuit | |
KR910009107A (en) | Color signal enhancer | |
KR880000961A (en) | Video memory | |
KR840006867A (en) | Servo circuit | |
KR840008565A (en) | Image signal processing circuit | |
KR880000847A (en) | Sync signal polarity stabilization circuit | |
KR830002483A (en) | Transmission circuit | |
KR970055594A (en) | Logic decoding circuit in PPM communication method | |
KR910013971A (en) | Multiple signal extraction circuit | |
KR910012921A (en) | IOP malfunction prevention circuit | |
KR910015917A (en) | Talking computer | |
KR970049289A (en) | Controllable Hardware Reset Circuit | |
KR910007275A (en) | Semiconductor light receiving device | |
KR910012919A (en) | Main CPU Supervisor |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A201 | Request for examination | ||
E902 | Notification of reason for refusal | ||
SUBM | Submission of document of abandonment before or after decision of registration |