KR910012968A - Signal transmission method of bus clock - Google Patents

Signal transmission method of bus clock Download PDF

Info

Publication number
KR910012968A
KR910012968A KR1019890019673A KR890019673A KR910012968A KR 910012968 A KR910012968 A KR 910012968A KR 1019890019673 A KR1019890019673 A KR 1019890019673A KR 890019673 A KR890019673 A KR 890019673A KR 910012968 A KR910012968 A KR 910012968A
Authority
KR
South Korea
Prior art keywords
transmission method
bus clock
bus
signal transmission
signal
Prior art date
Application number
KR1019890019673A
Other languages
Korean (ko)
Other versions
KR920003286B1 (en
Inventor
박병관
강경용
윤남석
심원세
윤영호
박승규
임기욱
기안도
Original Assignee
경상현
재단법인 한국전자통신연구소
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 경상현, 재단법인 한국전자통신연구소 filed Critical 경상현
Priority to KR1019890019673A priority Critical patent/KR920003286B1/en
Publication of KR910012968A publication Critical patent/KR910012968A/en
Application granted granted Critical
Publication of KR920003286B1 publication Critical patent/KR920003286B1/en

Links

Landscapes

  • Time-Division Multiplex Systems (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)

Abstract

내용 없음.No content.

Description

버스클럭의 신호전달방법Signal transmission method of bus clock

본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음As this is a public information case, the full text was not included.

제2도는 본 발명의 시스템 백플레인의 구성도,2 is a block diagram of a system backplane of the present invention,

제3도는 본 발명의 버스클럭 신호선의 회로도.3 is a circuit diagram of a bus clock signal line of the present invention.

Claims (1)

동기형 버스를 사용하는 다중처리기 시스템에 있어서, 시스템 버스 백플레인(11)의 중앙 10번 슬롯(12)에서 두개식의 슬롯을 묶은 각쌍(13)으로 동일한 길이의 신호라인으로 각각 버스 클럭을 공급하도록 함으로써 버스클럭의 신호의 전달시간 차이를 거의 없애도록한 버스클럭의 신호전달방법.In a multiprocessor system using a synchronous bus, each bus 13 is supplied with a signal line of equal length from the central slot 10 of the system bus backplane 11 to each pair 13 of two slots. The signal transmission method of the bus clock to thereby almost eliminate the difference in the transmission time of the bus clock signal. ※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.※ Note: The disclosure is based on the initial application.
KR1019890019673A 1989-12-27 1989-12-27 A method for constructing bp-bus KR920003286B1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR1019890019673A KR920003286B1 (en) 1989-12-27 1989-12-27 A method for constructing bp-bus

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1019890019673A KR920003286B1 (en) 1989-12-27 1989-12-27 A method for constructing bp-bus

Publications (2)

Publication Number Publication Date
KR910012968A true KR910012968A (en) 1991-08-08
KR920003286B1 KR920003286B1 (en) 1992-04-27

Family

ID=19293776

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019890019673A KR920003286B1 (en) 1989-12-27 1989-12-27 A method for constructing bp-bus

Country Status (1)

Country Link
KR (1) KR920003286B1 (en)

Also Published As

Publication number Publication date
KR920003286B1 (en) 1992-04-27

Similar Documents

Publication Publication Date Title
KR840000853A (en) 2D address device
NO881207L (en) DISPLAY GENERATOR CIRCUITS FOR PERSONAL COMPUTER SYSTEM.
KR840006880A (en) Power system
KR910010529A (en) Shift register device
KR970007567A (en) Dual-Bus Riser Card Only for Expansion Slots
DE3881032T2 (en) Connection system of high performance for an integrated circuit.
KR910012968A (en) Signal transmission method of bus clock
KR920702095A (en) Digital Circuit Encoding Binary Information
DE3751229D1 (en) Parallel computer system, suitable for asynchronous data transmission.
KR850000151A (en) Amplifier
KR850006802A (en) Data transmission device
KR890009119A (en) Digital signal transmission method
KR840006867A (en) Servo circuit
KR870011567A (en) Pseudo Status Signal Generator
KR880000961A (en) Video memory
JPS57125425A (en) System for information transmission
KR910012919A (en) Main CPU Supervisor
KR910013971A (en) Multiple signal extraction circuit
KR870008452A (en) System for transferring data between a pair of data processing units
KR880000847A (en) Sync signal polarity stabilization circuit
KR920009119A (en) E bus
KR910012951A (en) Data Transmission Method in Multiprocessor System
KR940017435A (en) Method and device for serial bus communication between processors
KR960009398A (en) Synchronous Clock Generation Circuit
KR910005133A (en) How to select I / O card of PLC

Legal Events

Date Code Title Description
A201 Request for examination
E902 Notification of reason for refusal
G160 Decision to publish patent application
E701 Decision to grant or registration of patent right
GRNT Written decision to grant
FPAY Annual fee payment

Payment date: 19980313

Year of fee payment: 7

LAPS Lapse due to unpaid annual fee