KR910012945A - Control device of computer peripheral device and its control method - Google Patents

Control device of computer peripheral device and its control method Download PDF

Info

Publication number
KR910012945A
KR910012945A KR1019890020433A KR890020433A KR910012945A KR 910012945 A KR910012945 A KR 910012945A KR 1019890020433 A KR1019890020433 A KR 1019890020433A KR 890020433 A KR890020433 A KR 890020433A KR 910012945 A KR910012945 A KR 910012945A
Authority
KR
South Korea
Prior art keywords
peripheral device
control
computer peripheral
computer
control method
Prior art date
Application number
KR1019890020433A
Other languages
Korean (ko)
Other versions
KR920002552B1 (en
Inventor
홍승모
Original Assignee
정용문
삼성전자 주식회사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 정용문, 삼성전자 주식회사 filed Critical 정용문
Priority to KR1019890020433A priority Critical patent/KR920002552B1/en
Publication of KR910012945A publication Critical patent/KR910012945A/en
Application granted granted Critical
Publication of KR920002552B1 publication Critical patent/KR920002552B1/en

Links

Classifications

    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14Handling requests for interconnection or transfer

Abstract

내용 없음.No content.

Description

컴퓨터 주변장치의 제어장치 및 그 제어방법Control device of computer peripheral device and its control method

본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음As this is a public information case, the full text was not included.

제2도는 이 발명의 FDD구성도,2 is an FDD configuration diagram of the present invention,

제3도는 컴퓨터 주변장치인식 및 제어를 위한 흐름도이다.3 is a flow chart for computer peripheral recognition and control.

Claims (2)

컴퓨터와 이에 연결되는 주변장치의 제어방법에 있어서, 주변장치를 CPU에 의해 확인하고 에러여부를 판단하는 단계와, 에러가 발생시 주변장치에 할당된 요구신호를 발생하는 단계와, 주변장치의 코드를 인식하는 단계와 주변장치를 재확인하여 주변장치를 구동하도록 하는 단계를 포함하는 것을 특징으로 하는 컴퓨터 주변장치의 제어방법.A method of controlling a computer and a peripheral device connected thereto, the method comprising: checking a peripheral device by a CPU and determining whether there is an error, generating a request signal assigned to the peripheral device when an error occurs, And recognizing the peripheral device and re-recognizing the peripheral device to drive the peripheral device. 컴퓨터에 연결된 FDD에 대한 제어신호는 디코더(4)에 의해 FDD로 출력되고 그 일출력(4A)은 읽기회로(3)에 연결되어 컴퓨터에 부착된 주변장치를 제어하는 컴퓨터 주변장치의 제어장치.The control signal for the FDD connected to the computer is output to the FDD by the decoder (4) and its one output (4A) is connected to the read circuit (3) to control the peripheral device attached to the computer. ※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.※ Note: The disclosure is based on the initial application.
KR1019890020433A 1989-12-30 1989-12-30 A control method and an apparatus for computer peripherals KR920002552B1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR1019890020433A KR920002552B1 (en) 1989-12-30 1989-12-30 A control method and an apparatus for computer peripherals

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1019890020433A KR920002552B1 (en) 1989-12-30 1989-12-30 A control method and an apparatus for computer peripherals

Publications (2)

Publication Number Publication Date
KR910012945A true KR910012945A (en) 1991-08-08
KR920002552B1 KR920002552B1 (en) 1992-03-27

Family

ID=19294463

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019890020433A KR920002552B1 (en) 1989-12-30 1989-12-30 A control method and an apparatus for computer peripherals

Country Status (1)

Country Link
KR (1) KR920002552B1 (en)

Also Published As

Publication number Publication date
KR920002552B1 (en) 1992-03-27

Similar Documents

Publication Publication Date Title
KR870004569A (en) Automatic gain control device
KR880013073A (en) Memory system
KR900000769A (en) Test Facilitator Circuit
KR910010320A (en) A resume processing control method and system in a computer system to which an expansion unit can be connected
KR910005208A (en) Learning device
KR910012945A (en) Control device of computer peripheral device and its control method
KR910015904A (en) Personal computer with light source controller for display device
KR910013104A (en) Optical disk unit
KR890012219A (en) Keyboard selection method and device in computer system
KR970051265A (en) Initialization Circuit of Semiconductor Memory Device
KR910012867A (en) Operation system control device by computer
KR910006829A (en) CPU standby time control method and system to connect external I / O controller to computer
KR890015124A (en) Information processing device
KR840007188A (en) Machine check interrupt processing system
KR970012169A (en) Keyboard Combination Chip Card Lead / Light Unit
KR920014036A (en) Mass storage device input / output matching method
KR910006832A (en) Control method and system of indication display equipped in computer
KR880002364A (en) Driving device of thermal recording head for simulation transmitter
KR950020118A (en) Control device using memory
KR880003269A (en) Voice alarm device
KR910012960A (en) Hold Acknowledgment Signal Synchronization Circuit
KR910012957A (en) Bank Terminal Loop Control System
KR960040055A (en) Ultra simple remote controller
KR870011547A (en) Data signal processor using 8-bit and 16-bit central processing unit
JPS55123723A (en) Chinese character input device

Legal Events

Date Code Title Description
A201 Request for examination
G160 Decision to publish patent application
E701 Decision to grant or registration of patent right
GRNT Written decision to grant
FPAY Annual fee payment

Payment date: 20030227

Year of fee payment: 12

LAPS Lapse due to unpaid annual fee