KR910006839A - High speed processing system of step control instruction - Google Patents

High speed processing system of step control instruction Download PDF

Info

Publication number
KR910006839A
KR910006839A KR1019890014065A KR890014065A KR910006839A KR 910006839 A KR910006839 A KR 910006839A KR 1019890014065 A KR1019890014065 A KR 1019890014065A KR 890014065 A KR890014065 A KR 890014065A KR 910006839 A KR910006839 A KR 910006839A
Authority
KR
South Korea
Prior art keywords
processing system
control instruction
step control
high speed
speed processing
Prior art date
Application number
KR1019890014065A
Other languages
Korean (ko)
Other versions
KR920004728B1 (en
Inventor
유지훈
Original Assignee
백중영
금성계전 주식회사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 백중영, 금성계전 주식회사 filed Critical 백중영
Priority to KR1019890014065A priority Critical patent/KR920004728B1/en
Publication of KR910006839A publication Critical patent/KR910006839A/en
Application granted granted Critical
Publication of KR920004728B1 publication Critical patent/KR920004728B1/en

Links

Classifications

    • G—PHYSICS
    • G05—CONTROLLING; REGULATING
    • G05B—CONTROL OR REGULATING SYSTEMS IN GENERAL; FUNCTIONAL ELEMENTS OF SUCH SYSTEMS; MONITORING OR TESTING ARRANGEMENTS FOR SUCH SYSTEMS OR ELEMENTS
    • G05B19/00—Programme-control systems
    • G05B19/02—Programme-control systems electric
    • G05B19/04—Programme control other than numerical control, i.e. in sequence controllers or logic controllers

Landscapes

  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • Automation & Control Theory (AREA)
  • Programmable Controllers (AREA)
  • Computer And Data Communications (AREA)

Abstract

내용 없음.No content.

Description

스텝콘트롤명령의 고속처리 시스템High speed processing system of step control instruction

본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음As this is a public information case, the full text was not included.

제 3 도는 본 발명의 접속관계를 보이기 위한 스텝콘트롤명령처리 시스템의 전체구성도.3 is an overall configuration diagram of a step control command processing system for showing the connection relationship of the present invention.

제 4 도는 제 3 도의 스텝제어부(20)에 대한 상세블록도.4 is a detailed block diagram of the step controller 20 of FIG.

Claims (1)

중앙처리장치(1)에 어드레스버스(16) 및 데이터버스(8)를 통해 롬(2) 및 램(3), 디코더(5)가 접속되어 구성된 스텝콘트롤명령의 처리시스템에 있어서, 상기 램(3)에 데이터버스(8)를 통해 래치(21a),(21b)를 접속한 후, 상기 래치(21a)를 버퍼(23)를 통해서는 램(3a)에 접속하고, 판단기(24)를 통해서는 오아게이트(OR1)의 일측입력단자에 접속함과 아울러 비교기(25)의 일측입력단자에 접속하며, 상기 래치(21b)의 출력을 카운터(22)를 통해 비교기(25)의 타측입력단자에 접속하여 이의 출력측을 상기 오아게이트(OR1)의 타측입력단자에 접속한 다음, 그 오아게이트(OR1)의 출력단자를 상기 버퍼(23)의 인에이블단자(EN)에 접속하여 구성된 것을 특징으로 하는 스텝콘트롤명령의 고속처리 시스템.In the processing system for the step control instruction, in which the ROM 2, the RAM 3, and the decoder 5 are connected to the central processing unit 1 via the address bus 16 and the data bus 8, the RAM ( 3, the latches 21a and 21b are connected via the data bus 8, and then the latch 21a is connected to the RAM 3a through the buffer 23, The determiner 24 is connected to one input terminal of the OR gate OR1, and is connected to one input terminal of the comparator 25, and the output of the latch 21b is connected to the comparator (22). 25), and its output side is connected to the other input terminal of the OR gate OR1, and then the output terminal of the OR gate OR1 is connected to the enable terminal EN of the buffer 23. A high speed processing system for a step control instruction, characterized in that the connection is configured. ※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.※ Note: The disclosure is based on the initial application.
KR1019890014065A 1989-09-29 1989-09-29 High-speed execution system KR920004728B1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR1019890014065A KR920004728B1 (en) 1989-09-29 1989-09-29 High-speed execution system

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1019890014065A KR920004728B1 (en) 1989-09-29 1989-09-29 High-speed execution system

Publications (2)

Publication Number Publication Date
KR910006839A true KR910006839A (en) 1991-04-30
KR920004728B1 KR920004728B1 (en) 1992-06-15

Family

ID=19290337

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019890014065A KR920004728B1 (en) 1989-09-29 1989-09-29 High-speed execution system

Country Status (1)

Country Link
KR (1) KR920004728B1 (en)

Also Published As

Publication number Publication date
KR920004728B1 (en) 1992-06-15

Similar Documents

Publication Publication Date Title
KR960032172A (en) Computer systems
KR850001566A (en) Micro computer
KR870011537A (en) Data Processing System Using Address Translation
KR900006853A (en) Microprocessor
KR920003181A (en) Information processing unit with DMA function
KR850002907A (en) CPU micro branch structure
KR910008565A (en) Branch control circuit
KR910006839A (en) High speed processing system of step control instruction
KR900016891A (en) Segment Type Determination Method and System of Shape Marked by Straight Short Vector
KR830008221A (en) Numerical Control Device
ES2176225T3 (en) INFORMATION PROCESSING SYSTEM THAT INCLUDES AN INTERMEDIATE MEMORY AND MEANS TO PREQUEST DATA.
KR910008564A (en) Real-time processing system for text and non-tex
KR880006605A (en) Memory Organizers for Computers
KR950003997A (en) Automatic recognition device of memory map type I / O area
KR940004446A (en) Bus interface device
KR910010319A (en) Triple memory method and circuit
KR870005318A (en) Minimum distance classification method in pattern recognition
KR890015124A (en) Information processing device
KR900005280A (en) Data input method
KR910001564A (en) System and Hand Terminal Interface Methods
KR920013180A (en) CGI graphics processing unit and its implementation
KR890008664A (en) Character Generator Selection Circuit of CRT Display Interface
KR860004353A (en) Device that converts 16-bit unit system of microprocessor into 8-bit system
KR880013071A (en) CPU sharing circuit
KR930005404A (en) High speed data processing system

Legal Events

Date Code Title Description
A201 Request for examination
G160 Decision to publish patent application
E701 Decision to grant or registration of patent right
GRNT Written decision to grant
FPAY Annual fee payment

Payment date: 20010330

Year of fee payment: 10

LAPS Lapse due to unpaid annual fee