KR910000541Y1 - Video signal noise pulse eleminating crt - Google Patents

Video signal noise pulse eleminating crt Download PDF

Info

Publication number
KR910000541Y1
KR910000541Y1 KR2019860021099U KR860021099U KR910000541Y1 KR 910000541 Y1 KR910000541 Y1 KR 910000541Y1 KR 2019860021099 U KR2019860021099 U KR 2019860021099U KR 860021099 U KR860021099 U KR 860021099U KR 910000541 Y1 KR910000541 Y1 KR 910000541Y1
Authority
KR
South Korea
Prior art keywords
noise
video signal
transistor
detection circuit
eleminating
Prior art date
Application number
KR2019860021099U
Other languages
Korean (ko)
Other versions
KR880014088U (en
Inventor
윤승환
Original Assignee
삼성전자 주식회사
한형수
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 삼성전자 주식회사, 한형수 filed Critical 삼성전자 주식회사
Priority to KR2019860021099U priority Critical patent/KR910000541Y1/en
Publication of KR880014088U publication Critical patent/KR880014088U/en
Application granted granted Critical
Publication of KR910000541Y1 publication Critical patent/KR910000541Y1/en

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N5/00—Details of television systems
    • H04N5/14—Picture signal circuitry for video frequency region
    • H04N5/21—Circuitry for suppressing or minimising disturbance, e.g. moiré or halo
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N5/00—Details of television systems
    • H04N5/04—Synchronising
    • H04N5/08—Separation of synchronising signals from picture signals

Abstract

내용 없음.No content.

Description

비데오 신호의 노이즈 펄스 소거회로Noise pulse cancellation circuit of video signal

첨부 도면은 본 고안의 회로도.The accompanying drawings are circuit diagrams of the present invention.

* 도면의 주요부분에 대한 부호의 설명* Explanation of symbols for main parts of the drawings

Q1-Q3: 트랜지스터 R1-R7: 저항Q 1 -Q 3 : Transistors R 1 -R 7 : Resistance

C1-C3: 콘덴서 ND : 노이즈 검출 회로C 1 -C 3 : Capacitor ND: Noise Detection Circuit

본 고안은 비데오 신호의 노이즈 펄스 소거 회로에 관한 것으로서, 특히 비데오 신호에 혼입되어 있는 잡음펄스가 동기신호와 함께 분리증폭되어서 출력단에 노이즈가 나타나지 않도록 노이즈 펄스소거 회로에 관한 것이다.The present invention relates to a noise pulse cancellation circuit of a video signal, and more particularly, to a noise pulse cancellation circuit such that noise pulses mixed in a video signal are amplified and amplified together with a synchronization signal so that noise does not appear at an output terminal.

종래의 잡음소거 회로에서는 다이오드를 이용하여 동기 신호의 진폭보다 큰 진폭의 노이즈 펄스가 가해지면 다이오드가 역방향으로 바이어스되어서 노이즈펄스가 동기신호 레벨을 클립(Clip)시켜 노이즈펄스를 제거하는 방법을 이용했기 때문에 비데오 신호에 잡음 펄스가 포함되어 있을 경우 큰 진폭의 잡음이 가해지면 클립되어 소거되었으나 작은 진폭의 잡음은 소거할 수 없는 단점이 있었다.In the conventional noise canceling circuit, when a noise pulse with an amplitude greater than the amplitude of a synchronous signal is applied by using a diode, the diode is biased in the reverse direction, and the noise pulse clips the synchronous signal level to remove the noise pulse. Therefore, when a video signal contains noise pulses, the noise is clipped when a large amplitude noise is applied, but the noise of a small amplitude cannot be canceled.

따라서, 본 고안의 목적은 상기한 바와같이 작은 진폭의 잡음도 소거하여 깨끗한 비데오 신호를 얻도록 하는 회로를 제공하는 데 있다.Accordingly, an object of the present invention is to provide a circuit for canceling a small amplitude noise as described above to obtain a clean video signal.

이하 첨부 도면에 의거하여 본 고안의 실시예를 상세히 설명한다.Hereinafter, embodiments of the present invention will be described in detail with reference to the accompanying drawings.

첨부 도면에서, 입력비데오 신호(Vin)를 인가하여 증폭하는 트랜지스터(Q1)와 저항(R1)을 거쳐 노이즈 가검출 회로(ND)에 인가되어서 노이즈 검출되고, 이 노이즈 신호는 트랜지스터(Q2)와 저항(R2-R4) 및 콘덴서(C1)에 의해 위상반전증폭되며, 상기한 노이즈 검출회로(ND)에서 출력되는 비데오 신호와 위상반전증폭된 노이즈 신호는 합성되어서 노이즈가 제거된다.In the accompanying drawings, the noise is detected by being applied to the noise detection circuit ND through the transistor Q 1 and the resistor R 1 that apply and amplify the input video signal Vin, and the noise signal is transistor Q 2. ), The phase inversion amplification is performed by the resistors R 2 -R 4 and the capacitor C 1 , and the video signal and the phase inversion amplification noise signal output from the noise detection circuit ND are synthesized to remove noise. .

그리고, 노이즈가 제거된 비데오 신호는 콘덴서(C2,C3)와 저항(R5)에 의해 동기신호가 분리된 상태로 다시 트랜지스터(Q3)와 저항(R7)을 통해 위상반전되어 출력된다. 따라서 증폭용 트랜지스터(Q1)의 콜렉터에 전원(Vcc)이 인가될 때 베이스에 인가되는 비데어 신호(Vin)는 증폭되어서 노이즈 검출회로(ND)에 입력된다.The video signal from which the noise is removed is phase-inverted again through the transistor Q 3 and the resistor R 7 while the synchronization signal is separated by the capacitors C 2 and C 3 and the resistor R 5 . do. Therefore, when the power supply Vcc is applied to the collector of the amplifying transistor Q 1 , the bidet signal Vin applied to the base is amplified and input to the noise detection circuit ND.

그리고, 트랜지스터(Q1)의 에미터에 하이전압이 인가될 때 트랜지스터(Q2)의 콜렉터는 로우 전압이 인가되기 때문에 트랜지스터(Q2)는 도통된다.When the high voltage is applied to the emitter of the transistor Q 1 , the transistor Q 2 is turned on because the collector of the transistor Q 2 is applied a low voltage.

도통되는 트랜스터(Q2)의 바이어스점은 저항(R2-R4)과 콘덴서(C1)로 결정되고, 이 바이어스점을 동기신호이하로 설정하면 노이즈 검출회로(ND)에 의해 노이즈 성분이 검출된다. 따라서 트랜지스터(Q2)의 콜렉터에서 동기신호이하 부분의 노이즈가 위상반전증폭되어 나타나는 데, 이 위상반전증폭된 노이즈는 트랜지스터(Q1)의 에미터에서 입력되는 비데오 신호의 파형과 서로 ″A″지점에서 교차되어서 파형의 위상차에 의해 노이즈 성분이 제거된다.The bias point of the conducting transformer Q 2 is determined by the resistors R 2 -R 4 and the condenser C 1. When this bias point is set below the synchronizing signal, the noise component is detected by the noise detection circuit ND. Is detected. Therefore, transistor (Q 2) of noise of less than synchronizing signal part of the collector to appear amplified phase inversion, the phase inversion amplified noise together with the waveform of the video signal inputted from the emitter of the transistor (Q 1) of the "A" By crossing at the point, the noise component is removed by the phase difference of the waveform.

이와같이 노이즈 성분이 제거된 비데오신호는 트랜지스터(R3)와 저항(R7)을 통해서 출력된다.The video signal from which the noise component is removed is output through the transistor R 3 and the resistor R 7 .

이상과 같이 본 고안에 의하면 비데오 신호에서 노이즈를 제거할 수 있어 깨끗한 화질을 얻을 수 있다.As described above, according to the present invention, noise can be removed from a video signal, thereby obtaining clean image quality.

Claims (1)

비데오 신호(Vin)가 트랜지스터(Q1)를 통해 증폭되어 노이즈 검출회로(ND)에 인가되게 연결되고, 노이즈 검출회로(ND)의 출력단은 노이즈 신호의 위상을 반전, 증폭하는 트랜지스터(Q2)의 베이스에 연결되며, 트랜지스터(Q2)의 에미터는 저항(R2)을 통해 노이즈 검출회로(ND)의 출력단에 연결됨과 동시에 병렬 연결된 저항(R4)과 콘덴서(C1)에 연결되고, 트랜지스터(Q2)의 콜렉터는 노이즈 검출회로(ND)이 출력단과 함께 콘덴서(C2)와 병렬 연결된 저항(R5) 및 콘덴서(C3)를 통해 노이즈 성분이 제거된 비데오 신호가 트랜지스터(Q3)를 통해 출력되도록 연결하여 구성되는 것을 특징으로 하는 비데오 신호의 노이즈 펄스 소거회로.The video signal Vin is amplified through the transistor Q 1 and connected to the noise detection circuit ND, and an output terminal of the noise detection circuit ND inverts and amplifies the phase of the noise signal Q 2 . The emitter of the transistor Q 2 is connected to the output terminal of the noise detection circuit ND through a resistor R 2 and simultaneously connected to a resistor R 4 and a capacitor C 1 connected in parallel, The collector of the transistor Q 2 has a video signal from which a noise component is removed through the resistor R 5 and the capacitor C 3 connected in parallel with the capacitor C 2 together with the noise detection circuit ND. Noise pulse cancellation circuit of a video signal, characterized in that the connection is configured to be output through 3 ).
KR2019860021099U 1986-12-24 1986-12-24 Video signal noise pulse eleminating crt KR910000541Y1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR2019860021099U KR910000541Y1 (en) 1986-12-24 1986-12-24 Video signal noise pulse eleminating crt

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR2019860021099U KR910000541Y1 (en) 1986-12-24 1986-12-24 Video signal noise pulse eleminating crt

Publications (2)

Publication Number Publication Date
KR880014088U KR880014088U (en) 1988-08-31
KR910000541Y1 true KR910000541Y1 (en) 1991-01-25

Family

ID=19258303

Family Applications (1)

Application Number Title Priority Date Filing Date
KR2019860021099U KR910000541Y1 (en) 1986-12-24 1986-12-24 Video signal noise pulse eleminating crt

Country Status (1)

Country Link
KR (1) KR910000541Y1 (en)

Also Published As

Publication number Publication date
KR880014088U (en) 1988-08-31

Similar Documents

Publication Publication Date Title
KR950029835A (en) Digital Signal Processing System for Eliminating DC Bias at the Output of Superelectric and Similar Detectors
CA1125368A (en) Full-wave rectifier
KR910000541Y1 (en) Video signal noise pulse eleminating crt
KR840000139A (en) Noise Sensitivity Reduction Circuit for Automatic Gain Control System of Television Receiver
US4132907A (en) Full wave rectifier circuit
JPH0722905Y2 (en) Limiter circuit
KR880010425A (en) Sample hold circuit
JPS6345096Y2 (en)
KR0127536B1 (en) Screen signal amplifier having the function of amplitude limit
KR910000107Y1 (en) Audio muting circuit
KR900005139Y1 (en) Pseudo synchronizing signal generating circuit
KR950007772Y1 (en) Black noise cancellon
KR900004347Y1 (en) Line relative detecting circuit of monitor
KR950001174Y1 (en) Image signal distortion compensation circuit
JPH0134457Y2 (en)
KR900004136B1 (en) Separating of high frequence digital information signal in composite video signal and separating ic of high frequence digital sync signal
JPS6214780Y2 (en)
KR910003317Y1 (en) Noise removing circuit of secam chroma-signal
KR890003431Y1 (en) Ringing eleminator for crt
KR900007984Y1 (en) Mixing level control circuit for contour signal
RU1814189C (en) Amplifier
JPS5919474Y2 (en) Phase comparison circuit such as AFC circuit
JP2831718B2 (en) Voltage follower circuit
JPS641820Y2 (en)
JPS6145633Y2 (en)

Legal Events

Date Code Title Description
A201 Request for examination
E902 Notification of reason for refusal
E701 Decision to grant or registration of patent right
REGI Registration of establishment
FPAY Annual fee payment

Payment date: 19970829

Year of fee payment: 9

LAPS Lapse due to unpaid annual fee