KR900011310A - Internal Routing Method for Improving Signal Message Processing Performance of Common Line Signal Device - Google Patents

Internal Routing Method for Improving Signal Message Processing Performance of Common Line Signal Device Download PDF

Info

Publication number
KR900011310A
KR900011310A KR1019880017989A KR880017989A KR900011310A KR 900011310 A KR900011310 A KR 900011310A KR 1019880017989 A KR1019880017989 A KR 1019880017989A KR 880017989 A KR880017989 A KR 880017989A KR 900011310 A KR900011310 A KR 900011310A
Authority
KR
South Korea
Prior art keywords
message
signal
internal routing
routing method
message processor
Prior art date
Application number
KR1019880017989A
Other languages
Korean (ko)
Other versions
KR930003959B1 (en
Inventor
최진영
이형호
조영소
Original Assignee
경상현
재단법인 한국전자통신연구소
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 경상현, 재단법인 한국전자통신연구소 filed Critical 경상현
Priority to KR1019880017989A priority Critical patent/KR930003959B1/en
Publication of KR900011310A publication Critical patent/KR900011310A/en
Application granted granted Critical
Publication of KR930003959B1 publication Critical patent/KR930003959B1/en

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04Q—SELECTING
    • H04Q3/00—Selecting arrangements
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L9/00—Cryptographic mechanisms or cryptographic arrangements for secret or secure communications; Network security protocols
    • H04L9/40—Network security protocols

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Security & Cryptography (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Data Exchanges In Wide-Area Networks (AREA)

Abstract

내용 없음No content

Description

공통선신호장치의 신호메시지 처리 성능향상을 위한 내부루팅방법Internal Routing Method for Improving Signal Message Processing Performance of Common Line Signal Device

본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음As this is a public information case, the full text was not included.

제2도는 본 발명의 루팅방법이 적용되는 공통선 신호 장치의 구조도, 제5도는 본 발명의 루팅방법을 사용하여 정상 상태에서 메시지처리기에 부하분담이 이루어진 예를 나타낸 표, 제6도는 본 발명의 루팅방법을 사용하여 메시지 처리기의 고장시에 부하분담 전환이 이루어진 예를 나타낸 표.2 is a structural diagram of a common line signal device to which the routing method of the present invention is applied, and FIG. 5 is a table showing an example of load sharing in a message processor in a normal state using the routing method of the present invention, and FIG. The following table shows an example of load sharing conversion when the message handler fails using the routing method.

Claims (6)

신호단말기와 메시지처리기가 간 또는 사용자부처리기와 메시지처리기간에 완전 연결성을 갖는 CCITT NO.7 공통선신호장치에서 신호메시지 처리성능을 향상시키는 내부 루팅방법에 있어서, 신호메시지에 공통으로 존재하는 회선식별코드(CIC)의 12비트 중 하위 K비트(0≤K≤12)의 메시지 처리기 선택코드(MHSU)를 이용하여 신호 단말기 또는 사용자부처리기로 부터 메시지처리기로 균등하게 부하 분담이 되도록한 공통선 신호장치의 신호메시지 처리 향상 능력을 위한 내부루팅방법.In an internal routing method for improving signal message processing performance in a CCITT NO.7 common line signaling device having a signal terminal and a message processor fully connected to each other or between a user subprocessor and a message processing period, a line common to the signal message. The common line that equally load-loads from the signal terminal or user subprocessor to the message processor using the message processor selection code (MHSU) of the lower K bits (0≤K≤12) among the 12 bits of the identification code (CIC). Internal routing method for improving signal message processing capability of signaling devices. 제1항에 있어서, 메시지처리기의 고장이 없은 정상 상태에서 MHSC(0≤MHSC≤2K)값을 메시지처리기 갯수 M으로 나누어 얻어진 나머지에 근거하여 M개의 메시지처리기로 균등히 분배하는 것을 특징으로 하는 공통선 신호장치의 신호메시지 처리 향상 능력을 위한 내부 루팅방법.The method of claim 1 wherein the message handler eopeun the failure based on the remainder obtained by dividing the MHSC (0≤MHSC≤2 K) value, the message processor number M in the normal state, characterized in that a common distributing evenly into M message handler An internal routing method for improving the signal message processing of the line signal device. 제2항에 있어서 정상 상태에서 수행중에 메시지처리기에 고장이 발생하였을 경우, 고장난 메시지처리기가 담당하던 메시지들의 MHSC값을 메시지처리기 갯수 M으로 나누어 얻어진 몫에 모듈러 M을 취한 값에 따라 가용한 메시지처리기로 균등히 분배하는 것을 특징으로하는 공통선 신호장치의 신호메시지 처리 성능향상을 위한 내부 루팅방법.The method according to claim 2, wherein when a message processor malfunctions during normal operation, the MHSC value of messages in charge of the failed message processor is divided by the number of message handlers M, and the message handler available according to the value of modular M. Internal routing method for improving the signal message processing performance of the common line signal device, characterized in that equally distributed. 제3항에 있어서, 몫에 해당하는 메시지 처리기가 고장상태인 경우에 인덱스를 하나 증가시키는 것을 특징으로하는 공통선시호장치의 신호메시지 처리 성능 향상을 위한 내부 루팅방법.4. The internal routing method of claim 3, wherein the index is increased by one when the message processor corresponding to the quotient is in a fault state. 제3항에 있어서, 수행중에 고장이 발생되었던 메시지처리기가 복구되면, 복구된 메세지 처리기가 정상 상태에서 처리하던 신호메시지를 복구하는 것을 특징으로 하는 공통선 신호장치의 신호메시지 처리 성능 향상을 위한 내부 루팅방법.4. The method of claim 3, wherein when the message processor that has failed during execution is recovered, the recovered message processor recovers the signal message processed in the normal state. Rooting method. 제2항, 제3항 또는 제4항중 어느 한항에 있어서, 나머지와 몫의 역할을 바꾸어, 메시지 처리기의 고장이 없는 정상 상태에서는 MHSC(0≤MHSC≤2K)값을 메시지처리기 갯수 M으로 나누어 얻어진 몫에 근거하여 메시지처리기로 균등히 분배되어 루팅하고, 메시지처리기에 고장이 발생하였을 경우 고장난 메시지처리가 담당하던 메지시들이 MHSC 값을 메시지처리기 갯수 M으로 나누어 얻어진 나머지에 근거하여 메시지처리기로 균등히 분배하여 전환하는 것을 특징으로 하는 공통선신호장치의 신호메시지 처리 성능향상을 위한 내부 루팅방법.According to claim 2, claim 3 or 4 Compounds which hanhang, changing the role of the other and share, in the non-steady-state fault message handler into the MHSC (0≤MHSC≤2 K) value, the message processor number M Based on the quotient obtained, the message handler is distributed and routed evenly to the message processor.If a failure occurs in the message processor, the messages that were in charge of the failed message are divided equally among the message handlers based on the remainder obtained by dividing the MHSC value by the number of message processors. Internal routing method for improving the signal message processing performance of the common line signal device, characterized in that for switching. ※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.※ Note: The disclosure is based on the initial application.
KR1019880017989A 1988-12-30 1988-12-30 Routing method KR930003959B1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR1019880017989A KR930003959B1 (en) 1988-12-30 1988-12-30 Routing method

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1019880017989A KR930003959B1 (en) 1988-12-30 1988-12-30 Routing method

Publications (2)

Publication Number Publication Date
KR900011310A true KR900011310A (en) 1990-07-11
KR930003959B1 KR930003959B1 (en) 1993-05-17

Family

ID=19280990

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019880017989A KR930003959B1 (en) 1988-12-30 1988-12-30 Routing method

Country Status (1)

Country Link
KR (1) KR930003959B1 (en)

Also Published As

Publication number Publication date
KR930003959B1 (en) 1993-05-17

Similar Documents

Publication Publication Date Title
KR840006880A (en) Power system
KR840006532A (en) Improved Multiprocessor Multisystem Communication Network
CA1268532C (en) Method and apparatus for providing variable reliability in a telecommunication switching system
KR900015561A (en) Improved Internal Network Traffic Routing Method for Common Line Signaling Device
US3723973A (en) Data communication controller having dual scanning
KR920008773A (en) Semiconductor memory
KR960015196A (en) Semiconductor device, and arithmetic unit, signal converter, and signal processing system using the semiconductor device
KR900011310A (en) Internal Routing Method for Improving Signal Message Processing Performance of Common Line Signal Device
US5347165A (en) Redundancy system switching control system
JPS589978B2 (en) Computer network configuration method
JPS5725045A (en) Data processing equipment
JPS63158049U (en)
JPS5962260A (en) Switching method of redundancy system of electronic exchange
JP2778028B2 (en) Fault handling device
KR100197430B1 (en) Time slot switch alarm device
KR960040045A (en) How to use spare node of communication board between large capacity processors in digital mobile communication exchange
SU615483A1 (en) Computing system
KR860004361A (en) Multiprocessor system
SU741420A1 (en) Redundancy multivibrator
KR960042408A (en) Load sharing redundancy and transfer method and system to perform it
JPH0233179B2 (en)
JPS60175135A (en) Key scanning circuit
KR890015548A (en) Recovery of Calls and Special Functions Using Interprocessor Communication in Private Switching System
KR970068975A (en) Structure of electronic exchanger
KR950016418A (en) Bus redundancy control of multiple processors sharing common bus resources and recovery method in the event of a bus fault condition

Legal Events

Date Code Title Description
A201 Request for examination
E902 Notification of reason for refusal
E601 Decision to refuse application
J2X1 Appeal (before the patent court)

Free format text: APPEAL AGAINST DECISION TO DECLINE REFUSAL

G160 Decision to publish patent application
E701 Decision to grant or registration of patent right
GRNT Written decision to grant
FPAY Annual fee payment

Payment date: 19971227

Year of fee payment: 6

LAPS Lapse due to unpaid annual fee