KR900008263Y1 - Circuit for eliminating noise - Google Patents
Circuit for eliminating noise Download PDFInfo
- Publication number
- KR900008263Y1 KR900008263Y1 KR2019880002155U KR880002155U KR900008263Y1 KR 900008263 Y1 KR900008263 Y1 KR 900008263Y1 KR 2019880002155 U KR2019880002155 U KR 2019880002155U KR 880002155 U KR880002155 U KR 880002155U KR 900008263 Y1 KR900008263 Y1 KR 900008263Y1
- Authority
- KR
- South Korea
- Prior art keywords
- voltage
- amplifier
- circuit
- noise
- current
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
- H02M—APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
- H02M5/00—Conversion of ac power input into ac power output, e.g. for change of voltage, for change of frequency, for change of number of phases
- H02M5/02—Conversion of ac power input into ac power output, e.g. for change of voltage, for change of frequency, for change of number of phases without intermediate conversion into dc
- H02M5/04—Conversion of ac power input into ac power output, e.g. for change of voltage, for change of frequency, for change of number of phases without intermediate conversion into dc by static converters
- H02M5/10—Conversion of ac power input into ac power output, e.g. for change of voltage, for change of frequency, for change of number of phases without intermediate conversion into dc by static converters using transformers
- H02M5/12—Conversion of ac power input into ac power output, e.g. for change of voltage, for change of frequency, for change of number of phases without intermediate conversion into dc by static converters using transformers for conversion of voltage or current amplitude only
-
- G—PHYSICS
- G05—CONTROLLING; REGULATING
- G05F—SYSTEMS FOR REGULATING ELECTRIC OR MAGNETIC VARIABLES
- G05F1/00—Automatic systems in which deviations of an electric quantity from one or more predetermined values are detected at the output of the system and fed back to a device within the system to restore the detected quantity to its predetermined value or values, i.e. retroactive systems
- G05F1/10—Regulating voltage or current
- G05F1/46—Regulating voltage or current wherein the variable actually regulated by the final control device is dc
- G05F1/461—Regulating voltage or current wherein the variable actually regulated by the final control device is dc using an operational amplifier as final control device
-
- H—ELECTRICITY
- H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
- H02M—APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
- H02M1/00—Details of apparatus for conversion
- H02M1/0045—Converters combining the concepts of switch-mode regulation and linear regulation, e.g. linear pre-regulator to switching converter, linear and switching converter in parallel, same converter or same transistor operating either in linear or switching mode
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Electromagnetism (AREA)
- General Physics & Mathematics (AREA)
- Radar, Positioning & Navigation (AREA)
- Automation & Control Theory (AREA)
- Power Engineering (AREA)
- Amplifiers (AREA)
Abstract
내용 없음.No content.
Description
제 1 도는 본 고안의 회로도.1 is a circuit diagram of the present invention.
제 2 도는 종래의 회로도.2 is a conventional circuit diagram.
제 3 도는 본 고안을 설명하기 위한 일반적인 적분 회로도.3 is a general integrated circuit diagram for explaining the present invention.
제 4 도는 제 1 도의 출력 파형도.4 is an output waveform diagram of FIG.
제 5 도는 제 2 도의 출력 파형도.5 is an output waveform diagram of FIG.
제 6 도는 제 3 도의 출력 파형도.6 is an output waveform diagram of FIG.
* 도면의 주요부분에 대한 부호의 설명* Explanation of symbols for main parts of the drawings
OP1-OP6: OP 앰프 R1-R9: 저항OP 1 -OP 6 : OP amplifier R 1 -R 9 : Resistance
C1: 콘덴서 1 : 적분기C 1 : Capacitor 1: Integrator
CT : 변류기 D1, D2: 다이오드CT: Current transformer D 1 , D 2 : Diode
a, b : 단자점a, b: terminal point
본 고안은 상을 AC전류 전압 변환회로에서의 잡음 전압 제거 회로에 관한 것으로서, 특히 적분회로로 구성된 저역통와 필터회로를 이용해서 잡음 전압을 제거 시킬수 있게한 것에 주안점을 둔 것이다.The present invention relates to a noise voltage cancellation circuit in an AC current voltage conversion circuit. In particular, the present invention focuses on the ability to remove noise voltage by using a low pass filter circuit composed of an integrated circuit.
종래의 전류 전압변환회로는 제 2 도와 같이, AC전류가 1차측에 인가되게 연결한 변류기(Curvent transtromet : CT)이 2차측 저항(Rs. R5-R7)과 OP앰프(OP4)를 구성하여 반전된 전압으로 검출하고, 다시 이 전압을 저항(R8, R9)과 OP 앰프(OP5)로 구성한 회로를 거쳐 반전 시키므로서 전류와 동상이 되고 전류 크기에 비례한 전압이 나타나게 된다.In the conventional current voltage conversion circuit, as shown in FIG. 2, a current transformer (Curvent transtromet: CT) connected so that an AC current is applied to the primary side is connected to the secondary resistance (Rs.R 5 -R 7 ) and the OP amplifier (OP 4 ). It is configured and detected as an inverted voltage, and the voltage is inverted through a circuit composed of resistors R8 and R9 and OP amplifier OP 5 , thereby in phase with the current and a voltage proportional to the current magnitude.
그러므로 저항(Rs)에 의한 전압 강하가 OP 앰프(OP4)의 최대 동상 입력전압 이하로 제한을 받게되고, OP앰프(OP4)의 전원과 변류기(CT)에 흐르는 전류의 접지 레벨에 잡음전압이 있을 경우 이것이 출력 전압 파형에 그대로 제 5 도와 같이 나타나게 되어 이에 연결된 구동회로부 측에서 동작을 일으키게될 원인이 되는 문제점을 가지고 있었다.Therefore, the voltage drop caused by the resistance (Rs) is subjected to restriction below the maximum statue input voltage of the OP amplifier (OP 4), the noise at the ground level of the current flowing in the power supply and the current transformer (CT) of the OP amplifier (OP 4) voltage In this case, the output voltage waveform is displayed as it is, as shown in FIG. 5, which causes the operation of the driving circuit unit connected thereto.
본 고안은 상기와 같은 종래의 문제점을 해소하고자, 검출된 출력전압을 적분기를 이용해서 피드백시켜서 기준전압으로 설정하므로서 출력에서 잡음전압이 발생하는 것을 방지하고자 한것에 주목적을 둔 것으로서 이를 첨부도면에 따라서 설명하면 다음과 같다.The present invention is intended to prevent the occurrence of noise voltage at the output by feeding back the detected output voltage using an integrator to solve the conventional problems as described above, according to the accompanying drawings The explanation is as follows.
제 1 도와 같이 1차측에 전류를 인가시킨 변류기(CT)의 2 차측에 서로 역방향으로 병렬되게 다이오드(D1, D2)를 접속하며 반전용 OP앰프(OP1)의 반전단자(-)에 연결하고, OP앰프(OP1)의 출력에 저항(R)과 콘덴서 (C1)와 OP 앰프(OP2)로 구성된 적분회로(1)를 거겨 상기 OP 앰프(OP1)의 비반전단자(+)에 인가시키도록 하여 피드 시켜 잡음 전압이 발생할때 이 잡음 전압을 피드 시키게 되므로서 잡음 전압이 발생하지 않게 하고, OP 앰프(OP1)의 출력단자(a)는 다시 반전시키는 OP 앰프(OP3)에 입력시켜서 출력단자에서는 입력단자에 입력되는 전류분과 동상이 되도록 한다.As shown in the first diagram, diodes D 1 and D 2 are connected to the secondary side of the current transformer CT to which current is applied to the primary side in parallel to each other in reverse direction, and to the inverting terminal (-) of the inverting OP amplifier OP 1 . connection, and non-inversion of the OP amplifier (OP 1), the resistance (R) and a capacitor (C 1) and the OP amplifier (OP 2) geogyeo the integration circuit (1) composed of the OP amplifier (OP 1), the output of the terminal ( When the noise voltage is generated, the noise is not generated by feeding the noise voltage, and the output terminal (a) of the OP amplifier OP 1 is inverted again. 3 ) and input in the output terminal so that it is in phase with the current inputted to the input terminal.
그리고 제 3 도는 본 고안을 설명하기 위한 적분회로를 나타낸 것이다.And Figure 3 shows an integrated circuit for explaining the present invention.
우선 제 3 도의 적분회로를 살펴보면, 출력전압(Vo)은로서 만일 입력전압(Vi)이 일정(constant)하면가 되면 출력전압(Vo)의 파형은 제 6a 도와 같이 출력되고, 입력전압(Vi)이 정현파이면 출력전압(Vo)은따라서 f》o 이면 Vo≒0 이 되며 제 6b 도와 같이 역시 저역통과 필터의 기능을 하게 된다.First, referring to the integrating circuit of FIG. 3, the output voltage Vo is If the input voltage (Vi) is constant When the waveform of the output voltage Vo is output as shown in FIG. 6a, and if the input voltage Vi is a sine pie, the output voltage Vo is Therefore, if f >> o, it is Vo 이 0, and as in the 6b diagram, it also functions as a lowpass filter.
본 발명은 상기와 같은 적분회로의 저역통과 필터 회로를 이용하여 상용 전류 전압 변환회로의 잡음전압제거회로를 안출한 것으로서 이를 살펴보면 다음과 같다.The present invention devised a noise voltage removing circuit of a commercial current voltage conversion circuit using the low pass filter circuit of the integrated circuit as described above.
제 1 도의 OP 앰프(OP1)에 흐르는 전류(i')는The current i 'flowing through the OP amplifier OP 1 of FIG.
(단 α는 잡음 직류 전류 성분이다) OP 앰프(OP1)의 출력단자점(a)의 전압(Va)은 Va=R1(α+I sin wt)=-α R1-R1I sin wt 따라서 적분회로(1)의 출력전압(Vb)은 가 되는데 이때 주파수 f가 상용주파수라면 전압(Vb)의 정현파텀(term)은 거의 0(zero)이 되므로서 전압(Vb)은(Where α is the noise DC current component) The voltage Va of the output terminal point a of the OP amplifier OP 1 is Va = R 1 (α + I sin wt) = − α R 1 -R 1 I sin wt Therefore, the output voltage Vb of the integrating circuit 1 is In this case, if the frequency f is a commercial frequency, the sinusoidal term of the voltage Vb becomes almost zero and the voltage Vb is
가 된다.Becomes
이 전압이 한번 OP 앰프(OP1)에 적분회로(1)를 통해 피드백되는 전압과 인가되는 전압을 단자점(X)에서 밀만의 정리를 적용하면 Once this voltage is applied to the OP amplifier OP 1 , the voltage fed back through the integrating circuit 1 and the applied voltage at the terminal point X
이때 단자점(X)의 전압 Vx은 단자점(b)의 전압(Vb)와 같으므로 식(3)에 식(2)를 대입하면At this time, the voltage Vx of the terminal point (X) is equal to the voltage (Vb) of the terminal point (b).
식(4)에 식(1)을 대입하면Substituting equation (1) into equation (4)
따라서 전압(Vb)은 Vb=α R1이 되는 점에서 OP 앰프(OP1)의 출력전압은 직류성분이 완전히 제거되며 적분회로(1)는 Vb=α R1되는 값을 계속 홀딩하여 전류 i'에 조함된 잡음 전류 레벨이 OP 앰프(OP1)의 출력에서 완전히 제거 시키는 직류 전압 잡음 제거 회로로서의 동작을 하게 된다.Therefore, since the voltage Vb becomes Vb = α R 1 , the output voltage of the OP amplifier OP 1 completely removes the DC component, and the integrating circuit 1 continues to hold the value of Vb = α R 1 so that the current i The noise current level, referred to as', acts as a DC voltage noise cancellation circuit that completely removes from the output of the OP amplifier OP 1 .
상기와 같은 직류 전압 성분의 발생요인은 상용전원 케이블선과, 전자회로(구동회로)의 접지점과 잡음 레벨과 OP 앰프(OP1)의 오프셋(off set)등에 의해서 발생하지만 이를 완전히 제거 할수 있게 된다.The cause of the DC voltage component is generated by the commercial power cable line, the ground point and noise level of the electronic circuit (driving circuit) and the offset (off set) of the OP amplifier (OP 1 ), but can be completely eliminated.
그리고 OP 앰프(OP3)는 단자점(a)에 나타난 전압 성분이 실제 전류분과 위상이 반전 되었으므로서 이 값은 다시 반저시켜서 완전히 전류 i' 에 비례한 출력전압을 동위상으로 얻을 수 있게 되고 잡음 성분을 제거 시킬수 있게 된 것이다.In the OP amplifier OP 3 , since the voltage component shown at the terminal point a is inverted in phase with the actual current, the value is reduced again so that an output voltage completely proportional to the current i 'can be obtained in phase. The ingredients can be removed.
이와같이 본 고안은 OP 앰프(OP1)의 오프셋을 보상하는 회로로서 적분기를 이용하여 단자점(a)에 출력되는 직류 성분을 다시 피드백 시켰기 때문에 출력측에 잡음 전압 성분이 나타나지 않게한 것으로서 이를 입력 전압으로 사용할 때 텀 전압이 없는 안정된 전압으로 구동회로를 동작 시킬수 있게 되므로서 입력전압의 잡음 성분에 의해 발생하면 오동작을 방지할 수 있게된 유용한 것이다.As described above, the present invention compensates the offset of the OP amplifier OP 1 , and feeds back the DC component outputted to the terminal point a by using an integrator so that the noise voltage component does not appear on the output side. When used, it is possible to operate the driving circuit with a stable voltage without a term voltage, and thus it is useful to prevent a malfunction when generated by the noise component of the input voltage.
Claims (1)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| KR2019880002155U KR900008263Y1 (en) | 1988-02-15 | 1988-02-15 | Circuit for eliminating noise |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| KR2019880002155U KR900008263Y1 (en) | 1988-02-15 | 1988-02-15 | Circuit for eliminating noise |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| KR890018293U KR890018293U (en) | 1989-09-09 |
| KR900008263Y1 true KR900008263Y1 (en) | 1990-09-10 |
Family
ID=19272572
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| KR2019880002155U KR900008263Y1 (en) | 1988-02-15 | 1988-02-15 | Circuit for eliminating noise |
Country Status (1)
| Country | Link |
|---|---|
| KR (1) | KR900008263Y1 (en) |
-
1988
- 1988-02-15 KR KR2019880002155U patent/KR900008263Y1/en not_active IP Right Cessation
Also Published As
| Publication number | Publication date |
|---|---|
| KR890018293U (en) | 1989-09-09 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| KR900004349B1 (en) | Dc component corrector for inverter output voltage | |
| US6885184B1 (en) | Galvanically isolated voltage sensing circuit | |
| KR830006695A (en) | Electronic electricity meter | |
| KR900008263Y1 (en) | Circuit for eliminating noise | |
| EP0973359A3 (en) | Electronic ballast with inrush current limitation | |
| US6465992B2 (en) | Preconditioner generating feedback signal having reduced ripple | |
| JP3239185B2 (en) | Level measuring device | |
| KR890001042Y1 (en) | Switching regulator | |
| JPH069545Y2 (en) | Protective relay | |
| JPH0159812B2 (en) | ||
| JPS6148723B2 (en) | ||
| SU1705980A1 (en) | Two-terminal filter | |
| KR950002868Y1 (en) | Ring signal zero-point detecting circuit | |
| RU2093842C1 (en) | Ac-to-dc measuring transducer (design forms) | |
| JPS5847444Y2 (en) | Overcurrent protection circuit in DC power supply circuit | |
| KR940005771Y1 (en) | Frequency to voltage converter using op amplifier | |
| SU1292133A1 (en) | D.c.voltage converter | |
| JPS6012332Y2 (en) | isolation amplifier | |
| JPH026653Y2 (en) | ||
| JP3721072B2 (en) | Line load resistance monitoring circuit and station-fed digital subscriber circuit device | |
| SU744516A1 (en) | Secondary power supply source | |
| SU1399867A1 (en) | Secondary d.c. voltage supply source | |
| JPH01216610A (en) | Automatic gain control circuit | |
| JPS64613Y2 (en) | ||
| KR200141188Y1 (en) | Current output circuit of d/a converter |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| A201 | Request for examination | ||
| E701 | Decision to grant or registration of patent right | ||
| REGI | Registration of establishment | ||
| FPAY | Annual fee payment |
Payment date: 20011231 Year of fee payment: 13 |
|
| EXPY | Expiration of term |