KR900004473Y1 - Stereo sound generating circuit - Google Patents

Stereo sound generating circuit Download PDF

Info

Publication number
KR900004473Y1
KR900004473Y1 KR2019870017026U KR870017026U KR900004473Y1 KR 900004473 Y1 KR900004473 Y1 KR 900004473Y1 KR 2019870017026 U KR2019870017026 U KR 2019870017026U KR 870017026 U KR870017026 U KR 870017026U KR 900004473 Y1 KR900004473 Y1 KR 900004473Y1
Authority
KR
South Korea
Prior art keywords
signal
resistors
input terminal
capacitor
output
Prior art date
Application number
KR2019870017026U
Other languages
Korean (ko)
Other versions
KR890007993U (en
Inventor
김진영
Original Assignee
주식회사 금성사
최근선
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 주식회사 금성사, 최근선 filed Critical 주식회사 금성사
Priority to KR2019870017026U priority Critical patent/KR900004473Y1/en
Publication of KR890007993U publication Critical patent/KR890007993U/en
Application granted granted Critical
Publication of KR900004473Y1 publication Critical patent/KR900004473Y1/en

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N5/00—Details of television systems
    • H04N5/44—Receiver circuitry for the reception of television signals according to analogue transmission standards
    • H04N5/60—Receiver circuitry for the reception of television signals according to analogue transmission standards for the sound signals

Abstract

내용 없음.No content.

Description

모노음성신호의 유사스테레오음 발생회로Pseudostereo sound generation circuit of mono audio signal

제1도는 본 고안 모노음성신호의 유사스테레오음 발생회로.1 is a pseudo stereo sound generating circuit of the mono sound signal of the present invention.

* 도면의 주요부분에 대한 부호의 설명* Explanation of symbols for main parts of the drawings

1 : 저역통과필터 2 : 인버터부1: Low pass filter 2: Inverter unit

3 : 고역통과필터 4 : 위상지연회로3: high pass filter 4: phase delay circuit

5 : 레벨조정부 6,8 : 증폭기5: level adjuster 6,8: amplifier

7 : 완충회로 TR1,TR2: 트랜지스터7: buffer circuit TR 1 , TR 2 : transistor

OP1: 연산증폭기OP 1 : Operational Amplifier

본 고안은 모노음성신호로 출력되는 텔레비젼 수상기에 있어서, 모노음성신호의 유사스테레오음 발생회로에 관한 것으로 특히 입력되는 음성신호를 분리 및 위상지연시켜 유사스테레오음으로 출력하게 한 모노음성신호의 유사스테레오음 발생회로에 관한 것이다.The present invention relates to a pseudo stereo sound generating circuit of a mono audio signal in a television receiver output as a mono audio signal. In particular, the analog stereo signal of a mono audio signal is separated and phase-delayed so as to output a pseudo stereo sound. It relates to a sound generating circuit.

종래의 일반적인 음성신호로 모노로 출력되는 텔레비젼 수상기에 있어서는 음성신호가 모노로 출력되는데 따른 음장감의 저하로 청취자가 최적의 음을 청취하기 어려운 결함이 있었다.In a conventional television receiver output in mono as a general audio signal, there is a defect in that it is difficult for a listener to listen to an optimal sound due to a decrease in sound field feeling caused by the audio signal being output in mono.

본 고안은 이와같은 종래의 결함을 감안하여 입력되는 모노음성신호를 분리 및 위상을 지연시켜 유사스테레오음으로 출력하게 안출한 것으로 이를 첨부된 도면에 의하여 상세히 설명하면 다음과 같다.The present invention has been made in consideration of such a conventional defect to separate the input and delay the phase of the mono audio signal to output a pseudo stereo sound as described in detail by the accompanying drawings as follows.

첨부된 도면에 도시한 바와같이 음성신호입력단자(ASI)를 저역통과필터(1)를 통한 후 저항(R1-R3) 및 트랜지스터(TR1)로된 인버터부(2)를 통해 고역통과필터(3)를 통한 음성신호입력단자(ASI)와 함께 저항(R4-R6), 콘덴서(C1) 및 연산증폭기(OP1)로 된 위상지연회로(4)의 입력단자(A)에 접속하여 그의 출력단자(B)를 저항(R7,R8)으로된 레벨조정부(5) 및 콘덴서(C3)를 통해 증폭기(8)에 접속하여 구성한 것으로 도면의 설명중 미설명부호 B+는 전원단자이다.As shown in the accompanying drawings, the voice signal input terminal ASI is passed through the low pass filter 1, and then high pass through the inverter unit 2 consisting of resistors R 1 -R 3 and transistors TR 1 . Input terminal (A) of phase delay circuit (4) consisting of resistors (R 4 -R 6 ), capacitor (C 1 ) and operational amplifier (OP 1 ) with voice signal input terminal (ASI) through filter (3) Is connected to the amplifier 8 through the level adjuster 5 and the capacitor C 3 made of resistors R 7 and R 8, respectively. + Is the power terminal.

이와같이 구성된 본 고안의 작용효과를 상세히 설명하면 다음과 같다.Referring to the effects of the present invention configured in this way in detail as follows.

음성신호입력단자(ASI)에 모노음성신호(L+H)가 입력되면, 그 입력된 모노음성신호(L+H)는 저역통과필터(1) 및 고역통과필터(3)를 통해 각각 필터링된 저역 및 고역 음성신호(L)(H)로 출력되고, 상기 저역통과필터(1)에서 필터링된 저역음성신호(L)는 인버터부(2)를 통해 반전된 저역음성신호(-L)로 출력되어 상기 고역통과필터(3)에서 필터링된 고역음성신호(H)와 합성되고 (H-L), 그 합성신호(H-L)는 위상지연회로(4)의 저항(R4)을 통해 연산증폭기(OP1)의 반전입력단자(-)에 입력됨과 아울러 저항(R5) 및 콘덴서(C1)를 통해 그의 비반전입력단자(+)에 입력되어 저항(R5) 및 콘덴서(C1)의 시정수에 의해 위상이 지연된 후 상기 그의 반전입력단자(-)에 입력된 신호와 함께 연산증폭기(OP1)를 통해 위상이 지연된 음성신호(ø(H-L))로 위상지연회로(4)의 출력단자(B)로 출력되고, 그 출력된 위상이 지연된 음성신호(ø(H-L))는 레벨조정부(5)의 저항(R7,R8)에 의해 분할되어 레벨이 조정된 후 콘덴서(C2) 및 증폭기(6)를 통해 출력단자(OUT1)로 증폭된 음성신호(ø(H-L))가 출력되는 한편, 이때 상기 음성신호입력단자(ASI)에 입력된 모노음성신호(L+H)가 완충회로(7)를 통해 증폭되어 콘덴서(C3) 및 증폭기(8)를 통해 출력단자(OUT2)로 다시 증폭된 신호 즉, 모노음성신호(L+H)가 출력되므로 모노텔레비젼 수상기에서도 모노음성신호(L+H)와 위상이 지연된 음성신호(ø(H-L))를 동시에 청취할 수 있게 된다.When the mono voice signal L + H is input to the voice signal input terminal ASI, the input mono voice signal L + H is filtered through the low pass filter 1 and the high pass filter 3, respectively. The low pass and high pass voice signals L and H are output, and the low pass sound signal L filtered by the low pass filter 1 is output as an inverted low pass sound signal -L through the inverter unit 2. And a high frequency audio signal H filtered by the high pass filter 3 to be synthesized (HL), and the synthesized signal HL is provided through an operational amplifier OP 1 through a resistor R 4 of the phase delay circuit 4. ), the inverting input terminal (a-soon as input to) as well as a resistance (R 5) and a capacitor (it is input to its non-inverting input terminal (+) via a C 1) resistance (R 5) and the time constant of the capacitor (C 1) After the phase is delayed, the output terminal of the phase delay circuit 4 is output to the audio signal ø (HL) whose phase is delayed through the operational amplifier OP 1 together with the signal input to the inverting input terminal (-) thereof. Outputted with B) Then, the output phase-delayed audio signal ø (HL) is divided by the resistors R 7 and R 8 of the level adjusting section 5, and the level is adjusted, after which the capacitor C 2 and the amplifier 6 The audio signal ø (HL) amplified by the output terminal OUT 1 is output through the mono-signal signal L + H input to the audio signal input terminal ASI. A mono-audio signal (L + H) is output because the signal amplified by the condenser (C 3 ) and amplified back to the output terminal (OUT 2 ) through the condenser (C 3 ) and the amplifier (8). It is possible to simultaneously listen to H) and the voice signal ø (HL) with a phase delay.

이상에서 설명한 바와같이 입력되는 모노음성신호를 높은 주파수의 음성신호 및 낮은 주파수의 음성신호로 분리하여 낮은 주파수의 음성신호는 반전시키고 합성시켜 그 합성된 신호를 위상지연시키며, 모노음성신호를 동시에 출력함으로써 청취자가 보다 더 최적의 음장감을 느끼면서 유사스테레오음으로 청취하게 되는 효과가 있다.As described above, the input mono voice signal is separated into a high frequency voice signal and a low frequency voice signal, and the low frequency voice signal is inverted and synthesized to phase-delay the synthesized signal and simultaneously output the mono voice signal. As a result, the listener can listen to the stereo sound while feeling the sound field more optimally.

Claims (1)

음성신호입력단자(ASI)를 저역통과필터(1)를 통한 후 저항(R1-R3) 및 트랜지스터(TR1)로된 인버터부(2)를 통해 고역통과필터(3)를 통한 음성신호입력단자(ASI)와 공통으로 저항(R4-R6), 콘덴서(C1) 및 연산증폭기(OP1)로 된 위상지연회로(4)의 입력단자(A)에 접속하여 그의 출력단자(B)를 저항(R7,R8)으로된 레벨조정부(5) 및 콘덴서(C2)를 통해 증폭기(6)에 접속하고, 상기 음성신호입력단자(ASI)를 저항(R9-R11) 및 트랜지스터(TR2)로된 완충회로(7) 및 콘덴서(C3)를 통해 증폭기(8)에 접속하여 구성함을 특징으로 하는 모노음성신호의 유사스테레오음 발생회로.The audio signal input terminal ASI is passed through the low pass filter 1 and then the voice signal through the high pass filter 3 is passed through the inverter unit 2 comprising resistors R 1 to R 3 and transistors TR 1 . In common with the input terminal ASI, it is connected to the input terminal A of the phase delay circuit 4 composed of the resistors R 4 -R 6 , the capacitor C 1 , and the operational amplifier OP 1 , and its output terminal ( B) is connected to the amplifier 6 through the level adjuster 5 and the capacitor C 2 made of resistors R 7 and R 8 , and the voice signal input terminals ASI are resistors R 9 -R 11. And a buffer circuit (7) consisting of a transistor (TR 2 ) and a capacitor (C 3 ) connected to an amplifier (8).
KR2019870017026U 1987-09-30 1987-09-30 Stereo sound generating circuit KR900004473Y1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR2019870017026U KR900004473Y1 (en) 1987-09-30 1987-09-30 Stereo sound generating circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR2019870017026U KR900004473Y1 (en) 1987-09-30 1987-09-30 Stereo sound generating circuit

Publications (2)

Publication Number Publication Date
KR890007993U KR890007993U (en) 1989-05-18
KR900004473Y1 true KR900004473Y1 (en) 1990-05-21

Family

ID=19268434

Family Applications (1)

Application Number Title Priority Date Filing Date
KR2019870017026U KR900004473Y1 (en) 1987-09-30 1987-09-30 Stereo sound generating circuit

Country Status (1)

Country Link
KR (1) KR900004473Y1 (en)

Also Published As

Publication number Publication date
KR890007993U (en) 1989-05-18

Similar Documents

Publication Publication Date Title
US4394536A (en) Sound reproduction device
US4408095A (en) Acoustic apparatus
JPH05328481A (en) Frequency doubling and mixing circuit
US4394537A (en) Sound reproduction device
KR900004473Y1 (en) Stereo sound generating circuit
US3878472A (en) Audio signal transmitting system
US3845244A (en) Sound signal changing circuit
JPS5754409A (en) Signal interruption circuit
JPH0746083A (en) Sound synthesizing and band limiting circuit and low-frequency sound reinforcing circuit
GB1536961A (en) Frequency-modulated stereo-signal receivers
US4317958A (en) Noise reducing circuit for CTD delay line
KR950003804Y1 (en) Surround and wooper circuit
KR910002994Y1 (en) Low sound output level emphasis circuit
KR910000687Y1 (en) Audio amplifier with removing noise circuit of differential amplifier
KR900006055Y1 (en) Surround sound generating circuit in audio system
JPS6468109A (en) Sound quality adjusting device
KR920005836Y1 (en) Mono-sound mixing circuit
JPS56106500A (en) Reproducer of acoustic signal
US5436882A (en) Method and device for improving digital audio sound
JPH0134239Y2 (en)
JPH0261825B2 (en)
KR970003040B1 (en) A circuit for converting sound of a surround system
KR870000897Y1 (en) Am stereo reception circuit
KR940003508Y1 (en) Catv circuit
KR900010615Y1 (en) Low frequency only amplifier circuit

Legal Events

Date Code Title Description
A201 Request for examination
E701 Decision to grant or registration of patent right
REGI Registration of establishment
FPAY Annual fee payment

Payment date: 19971229

Year of fee payment: 9

LAPS Lapse due to unpaid annual fee