KR900002196A - 수차관리방식 - Google Patents

수차관리방식 Download PDF

Info

Publication number
KR900002196A
KR900002196A KR1019890010647A KR890010647A KR900002196A KR 900002196 A KR900002196 A KR 900002196A KR 1019890010647 A KR1019890010647 A KR 1019890010647A KR 890010647 A KR890010647 A KR 890010647A KR 900002196 A KR900002196 A KR 900002196A
Authority
KR
South Korea
Prior art keywords
value
numerical value
numerical
low level
management method
Prior art date
Application number
KR1019890010647A
Other languages
English (en)
Other versions
KR960005106B1 (ko
Inventor
구니아끼 기시노
다미야 나까무라
Original Assignee
고스기 노부미쓰
오끼덴끼 고오교가부시끼가이샤
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 고스기 노부미쓰, 오끼덴끼 고오교가부시끼가이샤 filed Critical 고스기 노부미쓰
Publication of KR900002196A publication Critical patent/KR900002196A/ko
Application granted granted Critical
Publication of KR960005106B1 publication Critical patent/KR960005106B1/ko

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/46—Multiprogramming arrangements
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/46—Multiprogramming arrangements
    • G06F9/50—Allocation of resources, e.g. of the central processing unit [CPU]
    • G06F9/5005—Allocation of resources, e.g. of the central processing unit [CPU] to service a request
    • G06F9/5011—Allocation of resources, e.g. of the central processing unit [CPU] to service a request the resources being hardware resources other than CPUs, Servers and Terminals
    • G06F9/5016—Allocation of resources, e.g. of the central processing unit [CPU] to service a request the resources being hardware resources other than CPUs, Servers and Terminals the resource being the memory

Landscapes

  • Engineering & Computer Science (AREA)
  • Software Systems (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Debugging And Monitoring (AREA)
  • Information Transfer Systems (AREA)
  • Complex Calculations (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
  • Bus Control (AREA)
  • Management, Administration, Business Operations System, And Electronic Commerce (AREA)
  • Time-Division Multiplex Systems (AREA)

Abstract

내용 없음

Description

수치관리방식
본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음
제1도는 이 발명의 수치관리방식의 일실시예를 표시하는 블록도.

Claims (1)

  1. 증감하는 수치를 관리하는 수치관리부를 구비한 수치관리 방식에 있어서, 상기 수치의 상한 및 하한을 결정하는 고수준치 및 저수준치의 범위를 설정하는 설정수단과, 상기 고수준치 및 저수준치에 의하여 설정되는 범위에 상기 수치가 포함되는가의 여부를 판정하고, 상기 범위를 넘었을때는 상기 수치관리부에 통지하는 판정수단을 구비하고, 상기 수치관리부는 상기 통지에 의하여 상기 범위를 넘는 상태가 소정의 기간 계속되고 있다고 판정했을때, 상기 고수준치 및 저수준치 중 한쪽 또는 양쪽을 다른 수치로 변경하는 것을 특징으로 하는 수치관리방식.
    ※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.
KR1019890010647A 1988-07-28 1989-07-27 버퍼관리장치 KR960005106B1 (ko)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP63186791A JPH0237422A (ja) 1988-07-28 1988-07-28 数値管理方式
JP63-186791 1988-07-28

Publications (2)

Publication Number Publication Date
KR900002196A true KR900002196A (ko) 1990-02-28
KR960005106B1 KR960005106B1 (ko) 1996-04-20

Family

ID=16194649

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019890010647A KR960005106B1 (ko) 1988-07-28 1989-07-27 버퍼관리장치

Country Status (7)

Country Link
US (1) US5068784A (ko)
EP (1) EP0353051B1 (ko)
JP (1) JPH0237422A (ko)
KR (1) KR960005106B1 (ko)
AU (1) AU616987B2 (ko)
CA (1) CA1328025C (ko)
DE (1) DE68924109T2 (ko)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR20030032413A (ko) * 2001-10-18 2003-04-26 주식회사 엠씨글로벌 멀티미디어 데이터용 버퍼 구조 및 버퍼링 방법
US8268453B2 (en) 2009-08-06 2012-09-18 Synthesarc Inc. Steel based composite material

Families Citing this family (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5581705A (en) * 1993-12-13 1996-12-03 Cray Research, Inc. Messaging facility with hardware tail pointer and software implemented head pointer message queue for distributed memory massively parallel processing system
US5754889A (en) * 1993-12-22 1998-05-19 Adaptec, Inc. Auto write counter for controlling a multi-sector write operation in a disk drive controller
US5675797A (en) * 1994-05-24 1997-10-07 International Business Machines Corporation Goal-oriented resource allocation manager and performance index technique for servers
US5893924A (en) * 1995-07-28 1999-04-13 International Business Machines Corporation System and method for overflow queue processing
US5692156A (en) * 1995-07-28 1997-11-25 International Business Machines Corp. Computer program product for overflow queue processing
KR0156173B1 (ko) * 1995-11-21 1998-11-16 문정환 인터럽트 발생회로
US5864738A (en) * 1996-03-13 1999-01-26 Cray Research, Inc. Massively parallel processing system using two data paths: one connecting router circuit to the interconnect network and the other connecting router circuit to I/O controller
US5841973A (en) * 1996-03-13 1998-11-24 Cray Research, Inc. Messaging in distributed memory multiprocessing system having shell circuitry for atomic control of message storage queue's tail pointer structure in local memory
US5881316A (en) * 1996-11-12 1999-03-09 Hewlett-Packard Company Dynamic allocation of queue space using counters
US6216182B1 (en) * 1998-07-30 2001-04-10 Fore Systems, Inc. Method and apparatus for serving data with adaptable interrupts
US6216174B1 (en) 1998-09-29 2001-04-10 Silicon Graphics, Inc. System and method for fast barrier synchronization
US9323571B2 (en) * 2004-02-06 2016-04-26 Intel Corporation Methods for reducing energy consumption of buffered applications using simultaneous multi-threading processor

Family Cites Families (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3302185A (en) * 1964-01-20 1967-01-31 Jr Andrew P Cox Flexible logic circuits for buffer memory
US3665416A (en) * 1969-10-09 1972-05-23 Mitsuo Hikosaka On-line real time data processing system
JPS4919623A (ko) * 1972-06-14 1974-02-21
US4228496A (en) * 1976-09-07 1980-10-14 Tandem Computers Incorporated Multiprocessor system
SE399773B (sv) * 1977-03-01 1978-02-27 Ellemtel Utvecklings Ab Adress- och avbrottsignalgenerator
US4169289A (en) * 1977-07-08 1979-09-25 Bell Telephone Laboratories, Incorporated Data processor with improved cyclic data buffer apparatus
US4754399A (en) * 1983-12-28 1988-06-28 Hitachi, Ltd. Data transfer control system for controlling data transfer between a buffer memory and input/output devices
JPS62182950A (ja) * 1986-02-07 1987-08-11 Nec Corp バツフア管理方式
US4845710A (en) * 1986-12-23 1989-07-04 Oki Electric Industry Co., Ltd. Dynamic buffer supervising system for a data link access protocol control

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR20030032413A (ko) * 2001-10-18 2003-04-26 주식회사 엠씨글로벌 멀티미디어 데이터용 버퍼 구조 및 버퍼링 방법
US8268453B2 (en) 2009-08-06 2012-09-18 Synthesarc Inc. Steel based composite material

Also Published As

Publication number Publication date
KR960005106B1 (ko) 1996-04-20
AU3900889A (en) 1990-02-01
US5068784A (en) 1991-11-26
CA1328025C (en) 1994-03-22
DE68924109D1 (de) 1995-10-12
EP0353051A3 (en) 1992-01-29
EP0353051A2 (en) 1990-01-31
AU616987B2 (en) 1991-11-14
DE68924109T2 (de) 1996-04-18
JPH0237422A (ja) 1990-02-07
EP0353051B1 (en) 1995-09-06

Similar Documents

Publication Publication Date Title
KR900002196A (ko) 수차관리방식
KR890012385A (ko) 반도체 집적회로
KR880001148A (ko) 오토 포커스회로
KR970076248A (ko) 최대 인터럽트 금지 기간 측정기능을 가지는 마이크로 컴퓨터
KR880000686A (ko) 유도성 부하구동회로의 고장검출회로
KR940015918A (ko) 오디오/비디오 시스템
KR930023252A (ko) 엘리베이터의 진동제어방법
KR910021553A (ko) 자동변속기의 변속제어장치
KR840004592A (ko) 철공진형 전력원 안정화 회로 및 그 방법
KR840003159A (ko) 인버어터 제어회로
KR890013768A (ko) BiCMOS 전력전이 회로
DE69224710T2 (de) Geräteverwaltungssystem in einem Rechnerssystem
KR920004702A (ko) 내연기관제어장치의 센서 고장판정방법
KR880011666A (ko) 기억보호장치
KR960001985A (ko) 마이콤의 프로그램 변경방법
KR830006727A (ko) 전원 전압 지시 기능을 갖춘 수치제어 장치
KR910008718A (ko) 녹화시 테이프 잔량에 의한 테이프 교체시기 경보방법
JPS5563461A (en) Electronic memory unit for scheduled information
KR930003715A (ko) 슬리프 타이머 잔여시간 경고 및 표시방법
KR870009335A (ko) 트랙킹 제어 장치
KR910012611A (ko) 수치표시기를 구비한 제어장치
KR840008837A (ko) 가 습 기
KR900016857A (ko) 클리어 블루회로
KR930002825A (ko) 전력량 경보 및 제어장치
JPS57178546A (en) Interruption processor

Legal Events

Date Code Title Description
A201 Request for examination
E902 Notification of reason for refusal
G160 Decision to publish patent application
E701 Decision to grant or registration of patent right
GRNT Written decision to grant
LAPS Lapse due to unpaid annual fee