KR890009066A - Automatic Frequency Control in Quadra-phase Frequency and Phase Demodulation Systems - Google Patents

Automatic Frequency Control in Quadra-phase Frequency and Phase Demodulation Systems Download PDF

Info

Publication number
KR890009066A
KR890009066A KR1019870013618A KR870013618A KR890009066A KR 890009066 A KR890009066 A KR 890009066A KR 1019870013618 A KR1019870013618 A KR 1019870013618A KR 870013618 A KR870013618 A KR 870013618A KR 890009066 A KR890009066 A KR 890009066A
Authority
KR
South Korea
Prior art keywords
frequency
component
phase
signal
quadra
Prior art date
Application number
KR1019870013618A
Other languages
Korean (ko)
Other versions
KR900004407B1 (en
Inventor
방사현
Original Assignee
삼성전자 주식회사
강진구
삼성반도체통신 주식회사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 삼성전자 주식회사, 강진구, 삼성반도체통신 주식회사 filed Critical 삼성전자 주식회사
Priority to KR1019870013618A priority Critical patent/KR900004407B1/en
Publication of KR890009066A publication Critical patent/KR890009066A/en
Application granted granted Critical
Publication of KR900004407B1 publication Critical patent/KR900004407B1/en

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03D—DEMODULATION OR TRANSFERENCE OF MODULATION FROM ONE CARRIER TO ANOTHER
    • H03D7/00—Transference of modulation from one carrier to another, e.g. frequency-changing

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Digital Transmission Methods That Use Modulated Carrier Waves (AREA)
  • Channel Selection Circuits, Automatic Tuning Circuits (AREA)

Abstract

내용 없음No content

Description

쿼드라-페이즈에 의한 주파수 및 위상 복조시스템에서 자동주파수 제어방식Automatic Frequency Control in Quadra-phase Frequency and Phase Demodulation Systems

본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음Since this is an open matter, no full text was included.

제2도는 본 발명의 시스템도.2 is a system diagram of the present invention.

제3도는 제2도에서 위상 변화시의 각부파형도.3 is an angle waveform of phase change in FIG. 2;

제4도는 신호처리부(400)내의 주파수 또는 위상변조신호의 복조흐름도.4 is a demodulation flow diagram of a frequency or phase modulated signal in the signal processor 400.

Claims (3)

주파수 또는 위상변조신호르 쿼드라 페이즈를 이용하여 복조하느 시스템의 자동주파수 제어방식에 있어서, 복조신호중 국부발진 주파수의 편차에 의해 발생된 직류 성분을 소정의 디지탈 값으로 검출하는 제1스텝과, 상기 직류 디지탈 값을 아날로그 신호로 변환하는 제2스텝과, 상기 아날로그 신호에 의해 국부 발진 주파수를 제어 발진하는 제3스텝으로 이루어짐을 특징으로 하는 방식.An automatic frequency control method of a system for demodulating using a frequency or phase modulated signal quadra phase, comprising: a first step of detecting a DC component generated by a variation of a local oscillation frequency in a demodulated signal as a predetermined digital value; And a second step of converting a DC digital value into an analog signal, and a third step of controlling and oscillating a local oscillation frequency by the analog signal. 상기 제1항에 있어서, 복조신호의 직류 성분을 검출하는 제1스텝이 두개의 디지탈 로우패스 필터로 구성되어 제1필터에서 복조 신호의 직류 성분을 1차 검출하고 제2필터에서 1차검출의 직류 성분에 일부 포함되어 있는 복조신호의 교류 성분을 감쇄시키는 방식.The method of claim 1, wherein the first step of detecting the direct current component of the demodulated signal comprises two digital low pass filters so as to first detect the direct current component of the demodulated signal in the first filter and to perform the first detection in the second filter. A method of attenuating the AC component of a demodulation signal partially contained in the DC component. 상기 제1항에 있어서, 소정의 디지탈 값으로하는 제1스텝이 국부발진 주파수의 최대 편차에 시스템 요구 주파수 안정도를 구하여 필요 스텝수를 결정한후 복조신호의 직류 성분 데이타를 라운딩하여 필요 스텝수에 따른 소정 비트수로 직류성분 데이타를 발생시키는 방식.The method according to claim 1, wherein the first step having a predetermined digital value determines the required number of steps by obtaining the system required frequency stability at the maximum deviation of the local oscillation frequency, and then rounds the DC component data of the demodulation signal according to the required number of steps. A method of generating DC component data with a predetermined number of bits. ※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.※ Note: The disclosure is based on the initial application.
KR1019870013618A 1987-11-30 1987-11-30 Auto frequency control method in frequency and phase demodulation system by quadri-phase KR900004407B1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR1019870013618A KR900004407B1 (en) 1987-11-30 1987-11-30 Auto frequency control method in frequency and phase demodulation system by quadri-phase

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1019870013618A KR900004407B1 (en) 1987-11-30 1987-11-30 Auto frequency control method in frequency and phase demodulation system by quadri-phase

Publications (2)

Publication Number Publication Date
KR890009066A true KR890009066A (en) 1989-07-13
KR900004407B1 KR900004407B1 (en) 1990-06-25

Family

ID=19266514

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019870013618A KR900004407B1 (en) 1987-11-30 1987-11-30 Auto frequency control method in frequency and phase demodulation system by quadri-phase

Country Status (1)

Country Link
KR (1) KR900004407B1 (en)

Also Published As

Publication number Publication date
KR900004407B1 (en) 1990-06-25

Similar Documents

Publication Publication Date Title
KR880002321A (en) Time constant automatic adjustment circuit of filter circuit
KR890004497A (en) Demodulation of Biphasic Signals
KR900001125A (en) FM receiver automatic frequency control
KR960027856A (en) Coarse Frequency Burst Detector for Wireline Communication Systems
JPS57142051A (en) Clock pickup circuit
KR870011751A (en) Noise Immune Circuit for Frequency Detectors
KR860000780A (en) Color signal processing device
KR890009066A (en) Automatic Frequency Control in Quadra-phase Frequency and Phase Demodulation Systems
KR880005738A (en) Bit Clock Signal Generator of Digital Signal Demodulator
KR840001724A (en) Data Modem Clock Extraction Circuit
KR910003912A (en) Frequency modulator
KR890004494A (en) Automatic frequency control system
KR900019425A (en) AFC device
JPS5616328A (en) Phase synchronous loop device
JPS5915429B2 (en) receiving device
KR860006872A (en) Tone detector
KR880000939A (en) Rotation control device
JPS647837A (en) Carrier lock detecting circuit
KR970016649A (en) Apparatus and Method for Timing Recovery in Residual Sideband Modulation
KR890008933Y1 (en) Arrangement for starting capstan motor
JPS57201308A (en) Frequency demodulating circuit
JPS60158725A (en) Step-out detecting system of clock reproduction circuit
KR890005971A (en) Frequency demodulator by PLL circuit
JPS55104181A (en) Signal discrimination circuit
JPS60162304A (en) Digital demodulator

Legal Events

Date Code Title Description
A201 Request for examination
N231 Notification of change of applicant
G160 Decision to publish patent application
E701 Decision to grant or registration of patent right
GRNT Written decision to grant
FPAY Annual fee payment

Payment date: 20070509

Year of fee payment: 18

EXPY Expiration of term