KR890003324U - 두개의 프로쎄서 클럭신호 동기회로 - Google Patents

두개의 프로쎄서 클럭신호 동기회로

Info

Publication number
KR890003324U
KR890003324U KR2019870011099U KR870011099U KR890003324U KR 890003324 U KR890003324 U KR 890003324U KR 2019870011099 U KR2019870011099 U KR 2019870011099U KR 870011099 U KR870011099 U KR 870011099U KR 890003324 U KR890003324 U KR 890003324U
Authority
KR
South Korea
Prior art keywords
clock signal
synchronization circuit
signal synchronization
processor clock
processor
Prior art date
Application number
KR2019870011099U
Other languages
English (en)
Other versions
KR900007358Y1 (ko
Inventor
차영환
Original Assignee
삼성전자 주식회사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 삼성전자 주식회사 filed Critical 삼성전자 주식회사
Priority to KR2019870011099U priority Critical patent/KR900007358Y1/ko
Publication of KR890003324U publication Critical patent/KR890003324U/ko
Application granted granted Critical
Publication of KR900007358Y1 publication Critical patent/KR900007358Y1/ko

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/04—Generating or distributing clock signals or signals derived directly therefrom
    • G06F1/10—Distribution of clock signals, e.g. skew
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
    • G06F9/3877—Concurrent instruction execution, e.g. pipeline or look ahead using a slave processor, e.g. coprocessor

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Software Systems (AREA)
  • Multi Processors (AREA)
KR2019870011099U 1987-07-07 1987-07-07 두개의 프로쎄서 클럭신호 동기회로 KR900007358Y1 (ko)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR2019870011099U KR900007358Y1 (ko) 1987-07-07 1987-07-07 두개의 프로쎄서 클럭신호 동기회로

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR2019870011099U KR900007358Y1 (ko) 1987-07-07 1987-07-07 두개의 프로쎄서 클럭신호 동기회로

Publications (2)

Publication Number Publication Date
KR890003324U true KR890003324U (ko) 1989-04-13
KR900007358Y1 KR900007358Y1 (ko) 1990-08-13

Family

ID=19265003

Family Applications (1)

Application Number Title Priority Date Filing Date
KR2019870011099U KR900007358Y1 (ko) 1987-07-07 1987-07-07 두개의 프로쎄서 클럭신호 동기회로

Country Status (1)

Country Link
KR (1) KR900007358Y1 (ko)

Also Published As

Publication number Publication date
KR900007358Y1 (ko) 1990-08-13

Similar Documents

Publication Publication Date Title
DE3687630D1 (de) Taktsynchronisierschaltung.
DE3767243D1 (de) Schaltkreis fuer taktsignale.
DE3485782D1 (de) Taktsynchronisierungsschaltung.
KR880016923U (ko) 클럭 신호 생성 회로 장치
KR870004577A (ko) 클럭 성형 회로
DE3882168D1 (de) Synchronisierungs-taktsignalerzeuger.
KR880702004A (ko) 타이밍신호 지연회로장치
KR890003324U (ko) 두개의 프로쎄서 클럭신호 동기회로
KR890001763U (ko) 동기신호 분리회로
KR880020799U (ko) 동기 신호 분리 회로
DE69027802D1 (de) Synchronisationssignal-Abtrennschaltung
KR880010332U (ko) 중앙처리 장치용 클록 신호 선택장치
KR910001751U (ko) 클럭 분주 선택회로
KR890014285U (ko) 도트클럭신호 발생회로
KR870011461U (ko) 클록신호 발생회로
KR910007749U (ko) 컴퓨터의 클럭 지연 회로
KR890014195U (ko) 시스템 클럭 전환회로
KR880008593U (ko) 강제 동기신호 발생회로
KR870001660A (ko) 동기신호 분리 직접회로
KR870019249U (ko) 동기신호 스위칭회로
KR870019248U (ko) 동기신호 스위칭회로
KR890005858U (ko) 수직동기 신호 검출회로
KR900003998U (ko) 동기신호 안정화 회로
KR890003290U (ko) 타임 클럭 발생 회로
KR890001806U (ko) 동기신호와 기본클럭의 다중화 및 역다중화 회로

Legal Events

Date Code Title Description
A201 Request for examination
E902 Notification of reason for refusal
E701 Decision to grant or registration of patent right
REGI Registration of establishment
FPAY Annual fee payment

Payment date: 19980728

Year of fee payment: 9

LAPS Lapse due to unpaid annual fee