KR890003317U - 모노 모니터의 아날로그 신호 변환회로 - Google Patents
모노 모니터의 아날로그 신호 변환회로Info
- Publication number
- KR890003317U KR890003317U KR2019870011944U KR870011944U KR890003317U KR 890003317 U KR890003317 U KR 890003317U KR 2019870011944 U KR2019870011944 U KR 2019870011944U KR 870011944 U KR870011944 U KR 870011944U KR 890003317 U KR890003317 U KR 890003317U
- Authority
- KR
- South Korea
- Prior art keywords
- analog signal
- conversion circuit
- signal conversion
- monitor analog
- mono
- Prior art date
Links
Classifications
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G1/00—Control arrangements or circuits, of interest only in connection with cathode-ray tube indicators; General aspects or details, e.g. selection emphasis on particular characters, dashed line or dotted line generation; Preprocessing of data
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G2300/00—Aspects of the constitution of display devices
- G09G2300/08—Active matrix structure, i.e. with use of active elements, inclusive of non-linear two terminal elements, in the pixels together with light emitting or modulating elements
- G09G2300/0809—Several active elements per pixel in active matrix panels
- G09G2300/0828—Several active elements per pixel in active matrix panels forming a digital to analog [D/A] conversion circuit
Landscapes
- Engineering & Computer Science (AREA)
- Radar, Positioning & Navigation (AREA)
- Remote Sensing (AREA)
- Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- General Physics & Mathematics (AREA)
- Theoretical Computer Science (AREA)
- Liquid Crystal Display Device Control (AREA)
- Processing Of Color Television Signals (AREA)
- Control Of Amplification And Gain Control (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR2019870011944U KR900002059Y1 (ko) | 1987-07-22 | 1987-07-22 | 모노 모니터의 아날로그 신호 변환회로 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR2019870011944U KR900002059Y1 (ko) | 1987-07-22 | 1987-07-22 | 모노 모니터의 아날로그 신호 변환회로 |
Publications (2)
Publication Number | Publication Date |
---|---|
KR890003317U true KR890003317U (ko) | 1989-04-13 |
KR900002059Y1 KR900002059Y1 (ko) | 1990-03-13 |
Family
ID=19265494
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
KR2019870011944U KR900002059Y1 (ko) | 1987-07-22 | 1987-07-22 | 모노 모니터의 아날로그 신호 변환회로 |
Country Status (1)
Country | Link |
---|---|
KR (1) | KR900002059Y1 (ko) |
-
1987
- 1987-07-22 KR KR2019870011944U patent/KR900002059Y1/ko not_active IP Right Cessation
Also Published As
Publication number | Publication date |
---|---|
KR900002059Y1 (ko) | 1990-03-13 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
GB2190261B (en) | Parallel distributed signal amplifiers | |
EP0246058A3 (en) | Analog signal processor | |
KR890004484A (ko) | 표본화 주파수 변환회로 | |
EP0310135A3 (en) | Operational amplifier circuit | |
DK151188D0 (da) | Signalomskifteranlaeg | |
KR890009071A (ko) | 증폭기 회로 | |
KR890003317U (ko) | 모노 모니터의 아날로그 신호 변환회로 | |
GB8705054D0 (en) | Signal switching processor | |
GB2201864B (en) | Signal converter unit | |
KR890007993U (ko) | 모노음성신호의 유사스테레오음 발생회로 | |
ATA232787A (de) | Schaltgerätekombination | |
KR850009427U (ko) | 공용 모니터의 시그널 전환회로 | |
DK35988A (da) | Signalfordelings/kombineringskreds | |
KR870017470U (ko) | 신호 변환회로 | |
KR890016625U (ko) | 신호변환 회로 | |
BR6700270U (pt) | Sinalizador sequencial | |
KR880022480U (ko) | 2비트 신호 변환회로 | |
KR880022917U (ko) | 모니터의 귀선 신호 소거회로 | |
KR890015245U (ko) | 모니터의 귀선 소거회로 | |
CS996587A1 (en) | The circuit for generation of absolute valuve of signal | |
KR860012507U (ko) | 복수의 아날로그신호 샘플링 회로 | |
KR890022031U (ko) | 모니터의 수직 사이즈 변환회로 | |
KR880014115U (ko) | 비데오 신호 선택회로 | |
CS547987A1 (en) | Connection of zeroing signal generation circuit | |
GB8716717D0 (en) | Signal digitizing circuit |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A201 | Request for examination | ||
E902 | Notification of reason for refusal | ||
E701 | Decision to grant or registration of patent right | ||
REGI | Registration of establishment | ||
FPAY | Annual fee payment |
Payment date: 19980220 Year of fee payment: 9 |
|
LAPS | Lapse due to unpaid annual fee |