KR880012003A - Automatic stop circuit of post-station tuning device - Google Patents

Automatic stop circuit of post-station tuning device Download PDF

Info

Publication number
KR880012003A
KR880012003A KR1019880003529A KR880003529A KR880012003A KR 880012003 A KR880012003 A KR 880012003A KR 1019880003529 A KR1019880003529 A KR 1019880003529A KR 880003529 A KR880003529 A KR 880003529A KR 880012003 A KR880012003 A KR 880012003A
Authority
KR
South Korea
Prior art keywords
frequency
signal
output
circuit
voltage controlled
Prior art date
Application number
KR1019880003529A
Other languages
Korean (ko)
Other versions
KR900008163B1 (en
Inventor
도요가즈 에구치
Original Assignee
아오이 죠이치
가부시키가이샤 도시바
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 아오이 죠이치, 가부시키가이샤 도시바 filed Critical 아오이 죠이치
Publication of KR880012003A publication Critical patent/KR880012003A/en
Application granted granted Critical
Publication of KR900008163B1 publication Critical patent/KR900008163B1/en

Links

Classifications

    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03JTUNING RESONANT CIRCUITS; SELECTING RESONANT CIRCUITS
    • H03J7/00Automatic frequency control; Automatic scanning over a band of frequencies

Landscapes

  • Channel Selection Circuits, Automatic Tuning Circuits (AREA)

Abstract

내용 없음No content

Description

소인(掃引)선국장치의 자동정지회로Automatic stop circuit of post-station tuning device

본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음Since this is an open matter, no full text was included.

제1도는 본 발명의 일실시예를 보여주는 회로도.1 is a circuit diagram showing an embodiment of the present invention.

제2도는 본 발명에 따른 회로의 동작상태를 설명하기 위한 특성도.2 is a characteristic diagram for explaining the operating state of the circuit according to the present invention.

제3(a)(b)도는 본 발명에 따른 시정수절환회로의 구체적인 구성예를 보여주는 회로도.Figure 3 (a) (b) is a circuit diagram showing a specific configuration example of the time constant switching circuit according to the present invention.

Claims (1)

전압제어발진기(14)의 출력을 분주기(10)에 분주해서 그 분주출력을 위상비교기(11)에서 기준발진기(12)로부터의 발진 신호와 위상 비교한 오차출력을 얻어 이 오차출력에 대응해서 상기 전압 제어발진기(14)의 주파수 제어단으로 공급해줌에 있어, 상기 기준발진기(12)의 발진 주파수와 상기 분주출력이 일정관계가 되도록 상기 전압 제어발진기(14)의 발진 주파수 신호를 제어해 주는 위상 동기 루프회로와, 수신고주파 신호와 상기 전압 제어발진기(14)로부터의 국부발진 신호를 혼합해서, 중간 주파수 신호를 도출해 내는 주파수 변환기(2), 상기 수신고주파 신호의 수신 주파수를 설정해 주기 위해 선국입력에 대응해서 상기 위상 동기 루프회로의 상기 분주기(10)에 선국데이터를 부여해서 이를 가변시켜 주파수소인을 행하는 시스템 컨트롤러(23), 상기 주파수 변환기(2)의 출력이 공급되어지는 중간 주파 증폭기(4), 이 중간 주파 증폭기(4)의 출력 신호를 입력 신호로 해서 이 입력 신호가 소정레벨이 되도록 상기 중간 주파 증폭기(4)의 이득을 제어해 주는 자동이득 제어회로(20), 상기 중간주파증폭기(4)로부터 나오는 출력 신호의 주파수를 계수해 주는 카운터(21), 이 카운터(21)의 계수가 이루어진 것을 검출해 내는 검출회로(22) 및 상기 검출회로(22)로부터 검출 신호가 소정 횟수 연소해서 얻어지게 되는 경우 상기 주파수소인을 정지시켜 주는 시스템 컨트롤러(23) 같은 정지수단을 구비해서 구성된 수신 시스템에 있어서, 소인선국 조잘을 해주게 되면 상기 자동이득 제어회로(20)의 응답시정수를 통상적인 수신 때 보다 작은 값으로 절환시켜 주고, 상기 검출 신호가 얻어졌을 때에는 상기 소인동작을 정지시켜줌과 더불어 상기 자동이득 제어회로(20)의 시정수를 통상적인 수신을 할 때의 값으로 복귀되어지도록 절환시켜 주는 트랜지스터(Q1)같은 절환수단이 구비된 것을 특징으로 하는 소인선국장치의 자동정지회로.The output of the voltage controlled oscillator 14 is divided into the divider 10, and the frequency divider output is compared with the oscillation signal from the reference oscillator 12 in the phase comparator 11 to obtain an error output. In the supply to the frequency control stage of the voltage controlled oscillator 14, to control the oscillation frequency signal of the voltage controlled oscillator 14 so that the oscillation frequency of the reference oscillator 12 and the frequency divider output has a constant relationship A frequency converter (2) which mixes a phase locked loop circuit, a received high frequency signal and a local oscillation signal from the voltage controlled oscillator 14, and derives an intermediate frequency signal, and tunes to set a reception frequency of the received high frequency signal. A system controller 23 for giving frequency tuning to the frequency divider 10 of the phase locked loop circuit in response to an input and varying it to perform frequency sweep The gain of the intermediate frequency amplifier 4 to which the output of the male converter 2 is supplied, and the output signal of the intermediate frequency amplifier 4 as an input signal so that the input signal is at a predetermined level. An automatic gain control circuit 20 for controlling the voltage, a counter 21 for counting the frequency of the output signal from the intermediate frequency amplifier 4, and a detection circuit for detecting that the counter 21 22) and a receiving system comprising stop means such as a system controller 23 for stopping the frequency sweep when a detection signal from the detection circuit 22 is obtained by burning a predetermined number of times. When the response time constant of the automatic gain control circuit 20 is changed to a value smaller than that of normal reception, and when the detection signal is obtained, the sweep operation is stopped. In addition to the zoom, the automatic stop of the pre-selection device, characterized in that a switching means such as a transistor (Q1) is provided for switching the time constant of the automatic gain control circuit 20 to be returned to the value upon normal reception. Circuit. ※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.※ Note: The disclosure is based on the initial application.
KR1019880003529A 1987-03-30 1988-03-30 Auto scanning stop circuit of a scanning device KR900008163B1 (en)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
JP76639 1987-03-30
JP62-76639 1987-03-30
JP62076639A JPS63242017A (en) 1987-03-30 1987-03-30 Automatic stopping circuit for channel selector

Publications (2)

Publication Number Publication Date
KR880012003A true KR880012003A (en) 1988-10-31
KR900008163B1 KR900008163B1 (en) 1990-11-03

Family

ID=13610949

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019880003529A KR900008163B1 (en) 1987-03-30 1988-03-30 Auto scanning stop circuit of a scanning device

Country Status (2)

Country Link
JP (1) JPS63242017A (en)
KR (1) KR900008163B1 (en)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3070610B2 (en) * 1989-07-28 2000-07-31 株式会社日立製作所 Optical tuning method, optical tuning device, and optical frequency multiplex transmission device
KR100206781B1 (en) * 1996-04-24 1999-07-01 구자홍 Superhigh speed automatic channel memory and switching device and its control method therefor

Also Published As

Publication number Publication date
KR900008163B1 (en) 1990-11-03
JPS63242017A (en) 1988-10-07

Similar Documents

Publication Publication Date Title
KR840008729A (en) Automatic fine tuner for dual conversion tuner
US6680654B2 (en) Phase locked loop with offset cancellation
US3958186A (en) Wideband phase locked loop transmitter system
KR880008524A (en) Station
US4374437A (en) Variable ramp speed TV tuning system for rapid channel tuning
CA1047614A (en) Start-stop transistor colpitts oscillator circuit
KR880012003A (en) Automatic stop circuit of post-station tuning device
KR100273883B1 (en) Circuit for pll and synchronous voltage generation
KR880010584A (en) receiving set
US4245351A (en) AFT Arrangement for a phase locked loop tuning system
DK163622C (en) VOTING SYSTEM FOR AUTOMATIC VOTING OF A TUNER IN A TELEVISION RECEIVER
JPS6249768B2 (en)
KR940005139A (en) Negative feedback control circuit with common line for input and output signals
US2884519A (en) Search receiver with stop-on-signal means having sawtooth oscillator halted responsive to signal
JPS5631232A (en) Pll circuit
KR890004494A (en) Automatic frequency control system
US4639689A (en) Inductive loop detector
JP2514940B2 (en) Video intermediate frequency signal processing circuit
KR970078025A (en) PLL EL that improves locking speed
JPS5616328A (en) Phase synchronous loop device
GB1089074A (en) Automatic sweep system for frequency standard
KR900002147Y1 (en) Aft circuit for television
GB2113929A (en) Oscillator circuits
JPH028438Y2 (en)
JPS5936030Y2 (en) sweep receiver

Legal Events

Date Code Title Description
A201 Request for examination
G160 Decision to publish patent application
E701 Decision to grant or registration of patent right
GRNT Written decision to grant
FPAY Annual fee payment

Payment date: 19971226

Year of fee payment: 9

LAPS Lapse due to unpaid annual fee