KR880002302Y1 - Connecting circuit of computer and on screen signal - Google Patents

Connecting circuit of computer and on screen signal Download PDF

Info

Publication number
KR880002302Y1
KR880002302Y1 KR2019850009122U KR850009122U KR880002302Y1 KR 880002302 Y1 KR880002302 Y1 KR 880002302Y1 KR 2019850009122 U KR2019850009122 U KR 2019850009122U KR 850009122 U KR850009122 U KR 850009122U KR 880002302 Y1 KR880002302 Y1 KR 880002302Y1
Authority
KR
South Korea
Prior art keywords
circuit
terminal
input
output
signal
Prior art date
Application number
KR2019850009122U
Other languages
Korean (ko)
Other versions
KR870002716U (en
Inventor
주광철
Original Assignee
주식회사 금성사
허신구
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 주식회사 금성사, 허신구 filed Critical 주식회사 금성사
Priority to KR2019850009122U priority Critical patent/KR880002302Y1/en
Publication of KR870002716U publication Critical patent/KR870002716U/en
Application granted granted Critical
Publication of KR880002302Y1 publication Critical patent/KR880002302Y1/en

Links

Classifications

    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G5/00—Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators
    • G09G5/40—Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators characterised by the way in which both a pattern determined by character code and another pattern are displayed simultaneously, or either pattern is displayed selectively, e.g. with character code memory and APA, i.e. all-points-addressable, memory

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • General Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Processing Of Color Television Signals (AREA)
  • Color Television Systems (AREA)

Abstract

내용 없음.No content.

Description

컴퓨터와 온 스크린 신호의 결합회로Combination Circuit of Computer and On Screen Signal

첨부된 도면은 본 고안의 결합 회로도이다.The accompanying drawings are combined circuit diagram of the present invention.

* 도면의 주요부분에 대한 부호의 설명* Explanation of symbols for main parts of the drawings

1 : 온 스크린회로 2 : 아날로그 알.지.비.입력회로1: On Screen Circuit 2: Analog R. B. Input Circuit

3 : 매트릭스회로 4 : 전자스위칭회로3: matrix circuit 4: electronic switching circuit

5 : 브라운관 BF1-BF6: 전송게이트5: CRT BF 1 -BF 6 : Transmission gate

D1-D2: 다이오드 R1-R8: 저항D 1 -D 2 : Diodes R 1 -R 8 : Resistance

본 고안은 컴퓨터로 부터 텔레비젼 수상기로 입력되는 알.지.비 티티엘(R.G.B TTL)신호와, 텔레비젼 수상기 자체에 내장되어 채널 정보 및 화면의 밝기, 컬러,음량,음질 등을 브라운관에 나타내는 온 스크린(ON SCREEN)회로의 출력신호를 결합하는 컴퓨터와 온 스크린 신호의 결합회로에 관한 것이다.The present invention provides an R.G.TTL signal input from a computer to a TV receiver and an on-screen display of the channel information and the brightness, color, volume, and sound quality of the CRT on the CRT. ON SCREEN) relates to a combination circuit of a computer and an on-screen signal for coupling the output signal of the circuit.

종래의 결합회로는 콘덴서를 사용하여 컴퓨터의 알.지.비 티티엘 신호와 온 스크린 회로의 출력신호를 결합하였으나 이는 그 콘덴서에 의해 주파수 특성이 좋지않게 됨은 물론 직류 재생 회로가 필요하게 되는 등 그회로가 매우 복잡한 결함이 있었다.Conventional coupling circuit combines R.B.Ti.Tel signal of computer and output signal of on-screen circuit by using a capacitor, but this circuit is not only because of poor frequency characteristics but also by DC regenerative circuit. There was a very complicated defect.

본 고안은 이와 같은 종래의 결함을 감안하여, 컴퓨터의 알.지.비 티티엘 신호와 온 스크린 회로의 출력신호를 직류적으로 결합하여 주파수 특성이 나빠지는 것을 방지함을 물론 그 구성이 간단한 결합회로를 안출한 것으로, 이를 첨부된 도면에 의하여 상세히 설명하면 다음과 같다.The present invention, in view of such a conventional defect, by combining the DC signal of the computer and the output signal of the on-screen circuit directly to prevent the deterioration of frequency characteristics, as well as a simple coupling circuit It will be described in detail by the accompanying drawings as follows.

온 스크린회로(1)의 색신호 출력단자(A1)(A2)(A3)는 제어신호 출력단자(VBL)가 제어단자에 접속된 전송게이트(BF1)(BF2)(BF3)의 입력측에 접속하고, 알.지.비 티티엘 신호 입력단자(B1)(B2)(B3)는 출력단자(VBL)가 인버터(I1)를 통해 제어단자에 접곡된 전송게이트(BF4)(BF5)(BF6)의 입력측에 접속하고, 전송게이트(BF1,BF4)(BF2,BF5)(BF3,BF6)의 출력측은 저항(R1)(R2)(R3)을 통해 일측은 저항(R4)(R5)(R6)을 통해 접지에, 타측은 캐소드가 저항(R7,R8), 콘덴서(C1)에 공통 접속된 다이오드(D1)(D2)(D3)의 애노드에, 또 타측은 아날로그 알.지.비 입력회로(2)의 입력단자(I1)(I2)(I3)에 각기 공통 접속하고, 아날로그 알.지.비 입력회로(2)의 출력단자(O1)(O2)(O3)는 전자스위칭회로(4)의 일측 고정단자(b1)(b2)(b3)에 접속하고, 매트릭스 회로(3)의 출력단자는 전자 스위칭 회로(4)의 스위치(SW1)(SW2)(SW3)가 접속되는 타측 고정단자(a1)(a2)(a3)에 각기 접속하며, 전자 스위칭 회로(4)의 가동 단자는 브라운관(5)의 캐소드에 각기 접속하며, 전자 스위칭회로(4)의 제어단자(J)에는 상기 출력단자(VBL) 및 선택신호 입력단자(S)를 다이오드(D4)(D5)를 각기 통해 공통 접속하여 구성한 것으로, 상기에서 전자 스위칭회로(4)의 스위치(SW1-SW3)는 그의 제어단자(J)에 고전위가 인가될 때 가동단자가 타측 고덩단자(b1-b2)에 각기 접속하게 되고, 전송게이트(BF1-BF6)는 그의 제어단자에 고정위가 인가될 때 개방되게 하며, 선택신호 입력단자(S)는 입력단자(B1)(B2)(B3)에 컴퓨터의 알.지.비 티티엘 신호가 입력될때 고전위가 입력되게 한다.The color signal output terminals A 1 (A 2 ) (A 3 ) of the on-screen circuit 1 are transfer gates BF 1 (BF 2 ) (BF 3 having a control signal output terminal V BL connected to the control terminal. ) Is connected to the input side, and the R.B.BT signal input terminal (B 1 ) (B 2 ) (B 3 ) is a transmission gate where the output terminal (V BL ) is folded to the control terminal through the inverter (I 1 ). (BF 4) (BF 5) connected to the input side of the (BF 6), the transfer gate, and (BF 1, BF 4) output is a resistance (R 1) a (BF 2, BF 5) ( BF 3, BF 6) ( Through R 2 ) (R 3 ), one side is connected to ground via resistor (R 4 ) (R 5 ) (R 6 ) and the other side is cathode connected to resistors (R 7 , R 8 ) and capacitor (C 1 ) Common to the anode of the diode D 1 (D 2 ) (D 3 ) and the other side to the input terminal I 1 (I 2 ) (I 3 ) of the analog R.N.input circuit 2. The output terminals O 1 (O 2 ) (O 3 ) of the analog R.N.input circuit 2 are connected to one fixed terminal b 1 (b 2 ) (b) of the electronic switching circuit 4. connected to 3), and the matrix circuit 3 Output terminals and each connected to a switch (SW 1) (SW 2) (SW 3), the other fixed terminal connected to the (a 1), (a 2), (a 3) of the electronic switching circuit 4, the electronic switching circuit ( 4) diode to a control terminal (J) has said output terminal (V BL) and the selection signal input terminal (S) of the movable terminal is a cathode-ray tube (5) and respectively connected to the cathode, an electronic switching circuit 4 of the (D 4 (D 5 ) is a common connection through each of the above, the switch (SW 1- SW 3 ) of the electronic switching circuit (4) is the movable terminal of the other side when the high potential is applied to its control terminal (J) Each of the terminals b 1- b 2 is connected to each other, and the transmission gates BF 1- BF 6 are opened when a fixed phase is applied to the control terminal thereof, and the selection signal input terminal S is an input terminal B. 1 ) (B 2 ) (B 3 ) The high potential is input when the computer's R.B.T.T. signal is input.

그리고, 도면 중 미 설명부호 Y는 텔레비젼 수상기의 복합 영상신호가 입력되는 복합 영상신호 입력단자이고, Vcc 는 전원이다.In the figure, reference numeral Y denotes a composite video signal input terminal to which a composite video signal of a television receiver is input, and Vcc is a power supply.

이와 같이 구성된 본 고안의 작용효과를 상세히 설명하면 다음과 같다. 평상시에는 온 스크린 회로(1)의 제어신호 출력단자(VBL)에 저전위가 출력되고, 또한 선택신호 입력단자(S)에도 저전위가 입력되어 전자 스위칭회로(4)의 제어단자(J)에 저전위가 인가되므로 스위치(SW1-SW3)의 가동단자는 일측 고덩단자(a1-a3)에 각기 접속되고, 이에 따라 입력단자(Y)에 입력되는 텔레비젼 수상기의 복합 영상신호가 매트릭스 회로(3)및 스위치(SW1-SW3)를 통해 브라운관 (5)의 캐소드에 인가되어 브라운관(5)에는 텔레비젼 방송신호가 나타나게 된다.Referring to the effect of the present invention configured in this way in detail as follows. Usually, the low potential is output to the control signal output terminal V BL of the on-screen circuit 1, and the low potential is also input to the selection signal input terminal S so that the control terminal J of the electronic switching circuit 4 is supplied. Since the low potential is applied to the movable terminals of the switches SW 1 to SW 3 , the movable terminals of the switches SW 1 to SW 3 are respectively connected to the high side terminals a 1 to a 3 so that the composite video signal of the television receiver inputted to the input terminal Y is input. It is applied to the cathode of the cathode ray tube 5 through the matrix circuit 3 and the switches SW 1 -SW 3 so that the television broadcast signal appears in the cathode ray tube 5.

이와 같은 상태에서 온 스크린 회로(1)에서 브라운관 (5)에 정보를 나타내야 할 상황이 발생하게 되면, 그의 제어신호 출력단자(VBL)에 고전위를 출력시켜 전송케이트(BF1)(BF2)(BF3)의 제어단자에 인가되므로 전송게이트(BF1)(BF2)(BF3)는 개방되어 온스크린 회로(1)의 출력단자(A1)(A2)(A3)에서 출력된 색신호가 전송게이트(BF1)(BF2)(BF3)및 저항(R1)(R2)(R3)을 통해 아날로그 알.지.비 입력회로 (2)의 입력단자(I1)(I2)(I3)로 각기 입력되고, 이때 전자 스위칭 회로(4)의 제어단자(J)에는 상기의 출력단자(VBL)에서 출력된 고전위가 다이오드(D4)를 통해 인가되어 스위치(SW1-SW3)의 가동단자가 타측 고정단자(b1-b3)에 각기 접속하게 되므로, 아날로그 알.지.비 입력회로(2)의 출력단자(O1)(O2)(O3)로 출력되는 온 스크린 회로(1)의 출력신호가 스위치(SW1)(SW2)(SW3)를 통해 브라운관(5)의 캐소드에 인가되고, 이에 따라 브라운관(5)에는 온 스크린 회로(1)에서 출력된 채널정보 및 화면의 밝기, 컬러, 음향, 음질 등 각종 정보를 나타내게 된다.In such a state, when a situation arises in which the information is to be displayed on the CRT 5 in the on-screen circuit 1, a high potential is output to the control signal output terminal V BL thereof so as to transmit the transmission gate BF 1 (BF 2 ). Since it is applied to the control terminal of BF 3 ), the transfer gates BF 1 (BF 2 ) (BF 3 ) are open to the output terminals A 1 (A 2 ) (A 3 ) of the on-screen circuit 1. The output color signal is input to the analog R / N input circuit 2 through the transfer gates BF 1 (BF 2 ) (BF 3 ) and resistors R 1 (R 2 ) (R 3 ). 1 ) (I 2 ) (I 3 ), respectively, and at this time, the high potential output from the output terminal V BL is applied to the control terminal J of the electronic switching circuit 4 through the diode D 4 . Since the movable terminals of the switches SW 1 -SW 3 are connected to the other fixed terminals b 1- b 3 , respectively, the output terminals O 1 of the analog R / N input circuit 2 (O 1 ) (O 2 ) The output signal of the on-screen circuit (1) output to (O 3 ) is switched (SW 1 ) (SW 2 ) and (SW 3 ) are applied to the cathode of the CRT 5, and thus the CRT 5 has channel information output from the on-screen circuit 1 and brightness, color, and sound of the screen. And various information such as sound quality.

한편, 텔레비젼 수상기를 컴퓨터의 모니터 장치로 사용하고, 온 스크린 회로(1)가 동작되지 않을 경우에는 온 스크린 회로(1)의 출력단자(VBL)에는 저전위가 출력되고, 그저전위는 인버터(I1)를 통해 고전위로 반전되어 전송 게이트(BF4)(BF5)(BF6)의 제어단자에 인가되므로 전송게이트(BF4)(BF5)(BF6)는 개방되어 입력단자(B1)(B2)(B3)로 입력되는 컴퓨터의 알.지.비 티티엘 신호가 전송게이트(BF4)(BF5)(BF6) 및 저항(R1)(R2)(R3)을 통해 아날로그 알.지.비 입력회로 (2)의 입력단자(I1)(I2)(I3)에 각기 입력되고, 이때 선택신호 입력단자(S)에는 상기의 알.지.비 티티엘 신호와 함께 고전위가 입력되어 다이오드(D5)를 통해 전자 스위칭 회로(4)의 제어단자(J)에 인가되므로 스위치(SW1-SW3)의 가동단자는 그의 타측 고정단자(b1-b3)에 각기 접속되어, 아날로그 알.지.비 입력회로(2)의 출력단자(O1)(O2)(O3)로 각기 출력되는 컴퓨터의 알.지.비 티티엘 신호에 따른 출력신호가 스위치(SW1-SW3)를 통해 브라운관(5)의 캐소드에 인가되고, 이에 따라 브라운관(5)에는 컴퓨터로 부터 입력된 알.지.비 티티엘 신호의 화상이 나타나게 된다.On the other hand, when a television receiver is used as a monitor device of a computer and the on-screen circuit 1 is not operated, a low potential is output to the output terminal V BL of the on-screen circuit 1, and the low potential is an inverter ( through I 1) it is inverted to the high potential transfer gate (BF 4) (BF 5) ( the transfer gate (BF 4) so applied to the control terminal of the BF 6) (BF 5) ( BF 6) is open the input terminal (B 1 ) (B 2 ) (B 3 ) R.B.T.T signals of the computer are transmitted to the transmission gate (BF 4 ) (BF 5 ) (BF 6 ) and the resistor (R 1 ) (R 2 ) (R 3 ) Are input to the input terminals I 1 (I 2 ) and (I 3 ) of the analog R / N input circuit 2 respectively, and at this time, the selection signal input terminal S is The high potential is input together with the TTIEL signal and applied to the control terminal J of the electronic switching circuit 4 through the diode D 5 , so that the movable terminals of the switches SW 1 to SW 3 are fixed to the other fixed terminal b 1. are respectively connected to the -b 3), .... The analog know non-input circuit (2) of the output terminal (O 1) (O 2) (O 3) to know the computer on which the respective output in that the output signal of the non-titiel signal switch (SW 1 - SW 3 ) is applied to the cathode of the CRT 5, and thus the CRT 5 receives an image of an R.B.

그리고 상기에서 저항(R1-R6) 및 (R7,R8) , 다이오드(D1-D3)는 아날로그 알.지.비 입력회로(2)에 입력되는 신호의 전압 레벨을 조절한다. 즉, 전원(Vcc)을 저항(R7)(R8)으로 분할하여 다이오드(D1-D3)의 캐소드에 인가하고, 컴퓨터의 알.지.비 티티엘 신호 및 온 스크린 회로(1)의 출력 색신호는 저항(R1-R6)으로 분할하여 아날로그 알.지.비 입력회로(2)에 입력시킴과 동시에 다이오드(D1)(D2)(D3)의 애노드에 인가하여 아날로드 알.지.비 입력회로(2)의 입력전압 레벨인 1VP-P이상은 다이오드(D1-D3)가 도통되면서 차단되고, 1VP-P이하는 다이오드(D1-D3)가 오프되어 입력단자(I1-I3)에 입력되게 된다.In addition, the resistors R 1 -R 6 , R 7 , R 8 , and diode D 1 -D 3 adjust the voltage level of the signal input to the analog R.N.input circuit 2. . That is, the power supply Vcc is divided into resistors R 7 (R 8 ) and applied to the cathodes of the diodes D 1 -D 3 , and the R. B. signal and the on-screen circuit 1 of the computer are applied. The output color signal is divided into resistors (R 1- R 6 ) and input to the analog R.N.input circuit (2), and is applied to the anode of the diode (D 1 ) (D 2 ) (D 3 ) to the analog rod. . know the input voltage level of 1V P ratio of the input circuit (2) - P or more is cut off while the diode (D 1 -D 3) conduction, 1V P - P the following is a diode (D 1 -D 3) It is turned off to be input to the input terminals I 1 -I 3 .

이상에서 설명한 바와 같이 본 고안은 온 스크린 회로(1)와 컴퓨터의 알.지.비 티티엘 신호를 직류적으로 결합하여 주파수 특성이 나빠지는 것이 방지됨은 물론 별도의 직류 재생 회로가 필요없이 그 구성이 간단하고, 또한 동작이 원활하여 제품에 신뢰성을 주는 효과가 있다.As described above, the present invention prevents the frequency characteristics from deteriorating by directly coupling the on-screen circuit 1 and the R.B.T.Tel signals of the computer, and of course, the configuration is not required without a separate DC regeneration circuit. Simple and smooth operation has the effect of giving reliability to the product.

Claims (1)

온 스크린 회로(1)의 제어신호 출력단자(VBL)를 입력측에 색신호 출력단자(A1)(A2)(A3)가 접속된 전송 게이트(BF1)(BF2)(BF3)의 제어단자에 접속함과 동시에, 입력측에 알.지.비 티티엘 신호 입력단자(B1)(B2)(B3)가 접속된 전송게이트(BF4)(BF5)(BF6)의 제어단자에 인버터(I1)를 통해 접속하여 그 버퍼(BF1,BF4)(BF2,BF5)(BF3,BF6)의 (출력측을, 일측 고정단자(a1-a3)에는 매트릭스회로(3)의 출력단자를 접속하여 전자스위칭회로(4)의 스위치(SW1-SW3)에 접속하고, 타측 고정단자(b1-b3)에는 저항(R1)(R2)(R3)를 아날로그 알.지.비 입력회로(2)를 통해 접속하고, 전자 스위칭회로(4)의 제어단자(J)에는 상기 출력단자(VBL)및 선택 신호 입력단자(S)를 다이오드(D4)(D5)를 통해 공통접속하여, 스위치(SW1-SW3)의 가동단자를 브라운관(5)의 캐소드에 접속하여 구성함을 특징으로 하는 컴퓨터와 온 스크린 신호의 결합회로.Transmission gates BF 1 (BF 2 ) (BF 3 ) to which the color signal output terminals A 1 (A 2 ) (A 3 ) are connected to the control signal output terminal V BL of the on-screen circuit 1 at the input side. Of the transmission gates BF 4 (BF 5 ) (BF 6 ) to which the R.B.T.T .. signal input terminals B 1 (B 2 ) (B 3 ) are connected to the control terminal. The control terminal is connected to the control terminal via an inverter I 1 and the output side of the buffers BF 1 and BF 4 (BF 2 and BF 5 ) (BF 3 and BF 6 ) is fixed to one side of the terminal (a 1 to a 3 ). Is connected to the output terminals of the matrix circuit 3, and is connected to the switches SW 1 to SW 3 of the electronic switching circuit 4, and to the other fixed terminals b 1 to b 3 , a resistor R 1 (R 2 ). (R 3 ) is connected via an analog R. B. input circuit (2), and the output terminal (V BL ) and the selection signal input terminal (S) are connected to the control terminal (J) of the electronic switching circuit (4). connected to the commonly connected via a diode (D 4) (D 5), the movable terminal of the switch (SW 1 -SW 3) to the cathode of the cathode-ray tube (5) A coupling circuit of the computer and the on-screen signal, characterized in that the open configuration.
KR2019850009122U 1985-07-19 1985-07-19 Connecting circuit of computer and on screen signal KR880002302Y1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR2019850009122U KR880002302Y1 (en) 1985-07-19 1985-07-19 Connecting circuit of computer and on screen signal

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR2019850009122U KR880002302Y1 (en) 1985-07-19 1985-07-19 Connecting circuit of computer and on screen signal

Publications (2)

Publication Number Publication Date
KR870002716U KR870002716U (en) 1987-03-18
KR880002302Y1 true KR880002302Y1 (en) 1988-06-25

Family

ID=19243988

Family Applications (1)

Application Number Title Priority Date Filing Date
KR2019850009122U KR880002302Y1 (en) 1985-07-19 1985-07-19 Connecting circuit of computer and on screen signal

Country Status (1)

Country Link
KR (1) KR880002302Y1 (en)

Also Published As

Publication number Publication date
KR870002716U (en) 1987-03-18

Similar Documents

Publication Publication Date Title
US5128766A (en) Multiple television receiver with teletext function
US4412244A (en) Switching circuit for television receiver on-screen display
WO1979000745A1 (en) Tv graphics and mixing control
KR880002302Y1 (en) Connecting circuit of computer and on screen signal
US5343249A (en) Apparatus for preventing the simultaneous and overlapping display of characters on a television receiver monitor
US5034818A (en) Priority selector for external signals
KR910009856B1 (en) Picture image processing apparatus
KR900008519Y1 (en) Green text mode device
KR920007373Y1 (en) Circuit for switching video
JP2563372B2 (en) Input signal selector
KR850001849Y1 (en) Singnal matching circuit
KR890004972Y1 (en) Contrast control circuit
JPS5926708Y2 (en) Cross color erase circuit
JP2759709B2 (en) Signal switching device
JPH0355996Y2 (en)
KR890008525Y1 (en) On-screen changing circuit for c-tv
JPH0327120B2 (en)
KR930004547Y1 (en) Text mode apparatus of color monitor
KR830000790B1 (en) Color TV Receiver
KR930008713Y1 (en) Monitor
JPS59126384A (en) Automatic luminance limiting device
KR930001437Y1 (en) Tv sound processing circuit
KR920005454Y1 (en) Brightness delayed time selecting circuit by transmition type of color television
JPS6110391Y2 (en)
KR910003418Y1 (en) Image signal input circuit

Legal Events

Date Code Title Description
A201 Request for examination
E701 Decision to grant or registration of patent right
REGI Registration of establishment
FPAY Annual fee payment

Payment date: 19940326

Year of fee payment: 7

LAPS Lapse due to unpaid annual fee