KR880001496U - Synchronization level correction circuit - Google Patents

Synchronization level correction circuit

Info

Publication number
KR880001496U
KR880001496U KR2019860009188U KR860009188U KR880001496U KR 880001496 U KR880001496 U KR 880001496U KR 2019860009188 U KR2019860009188 U KR 2019860009188U KR 860009188 U KR860009188 U KR 860009188U KR 880001496 U KR880001496 U KR 880001496U
Authority
KR
South Korea
Prior art keywords
correction circuit
level correction
synchronization level
synchronization
circuit
Prior art date
Application number
KR2019860009188U
Other languages
Korean (ko)
Other versions
KR890005750Y1 (en
Inventor
한홍수
Original Assignee
삼성전자주식회사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 삼성전자주식회사 filed Critical 삼성전자주식회사
Priority to KR2019860009188U priority Critical patent/KR890005750Y1/en
Publication of KR880001496U publication Critical patent/KR880001496U/en
Application granted granted Critical
Publication of KR890005750Y1 publication Critical patent/KR890005750Y1/en

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N5/00—Details of television systems
    • H04N5/04—Synchronising
    • H04N5/05—Synchronising circuits with arrangements for extending range of synchronisation, e.g. by using switching between several time constants
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N5/00—Details of television systems
    • H04N5/04—Synchronising
    • H04N5/08—Separation of synchronising signals from picture signals

Landscapes

  • Engineering & Computer Science (AREA)
  • Multimedia (AREA)
  • Signal Processing (AREA)
  • Synchronizing For Television (AREA)
  • Picture Signal Circuits (AREA)
KR2019860009188U 1986-06-27 1986-06-27 Synchronizing level circuit KR890005750Y1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR2019860009188U KR890005750Y1 (en) 1986-06-27 1986-06-27 Synchronizing level circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR2019860009188U KR890005750Y1 (en) 1986-06-27 1986-06-27 Synchronizing level circuit

Publications (2)

Publication Number Publication Date
KR880001496U true KR880001496U (en) 1988-03-15
KR890005750Y1 KR890005750Y1 (en) 1989-08-26

Family

ID=19253127

Family Applications (1)

Application Number Title Priority Date Filing Date
KR2019860009188U KR890005750Y1 (en) 1986-06-27 1986-06-27 Synchronizing level circuit

Country Status (1)

Country Link
KR (1) KR890005750Y1 (en)

Also Published As

Publication number Publication date
KR890005750Y1 (en) 1989-08-26

Similar Documents

Publication Publication Date Title
DE68927689D1 (en) Overflow correction circuit
DK590187A (en) PRINTED-ANTENNA circuit
DK638687D0 (en) BAEREBELGEREGREPRODUCING CIRCUIT
DE68922433D1 (en) Aporture correction circuit.
DE3774407D1 (en) SYNCHRONIZATION CIRCUIT.
KR890700287A (en) Self-timing circuit
AT388050B (en) LEVEL
DE3750096D1 (en) Bit synchronization circuit.
FR2606630B1 (en) ANKLE
DE3887266D1 (en) Horizontal synchronous circuit.
KR880001496U (en) Synchronization level correction circuit
NO880689D0 (en) CORRECTION CIRCUIT.
DE3788844D1 (en) Circuit for grid correction.
KR880010972U (en) Vertical contour correction circuit
KR880010956U (en) Vertical position correction circuit
KR870015596U (en) Screen outline correction circuit
KR880014049U (en) Raster correction circuit
KR880020798U (en) Synchronous stabilization circuit
KR890015387U (en) Contour correction circuit
KR880005491U (en) Black level correction circuit
DD254587A1 (en) CORRECTION
KR880003608U (en) Screen slope correction circuit
KR880005443U (en) Vertical linearity correction circuit
KR890001747U (en) Video level correction circuit
KR880014197U (en) White clip level correction circuit

Legal Events

Date Code Title Description
A201 Request for examination
E701 Decision to grant or registration of patent right
REGI Registration of establishment
FPAY Annual fee payment

Payment date: 19970711

Year of fee payment: 9

LAPS Lapse due to unpaid annual fee