KR870015542U - Pulse delay circuit - Google Patents

Pulse delay circuit

Info

Publication number
KR870015542U
KR870015542U KR2019860003716U KR860003716U KR870015542U KR 870015542 U KR870015542 U KR 870015542U KR 2019860003716 U KR2019860003716 U KR 2019860003716U KR 860003716 U KR860003716 U KR 860003716U KR 870015542 U KR870015542 U KR 870015542U
Authority
KR
South Korea
Prior art keywords
delay circuit
pulse delay
pulse
circuit
delay
Prior art date
Application number
KR2019860003716U
Other languages
Korean (ko)
Other versions
KR890002174Y1 (en
Inventor
정문경
Original Assignee
삼성전자 주식회사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 삼성전자 주식회사 filed Critical 삼성전자 주식회사
Priority to KR2019860003716U priority Critical patent/KR890002174Y1/en
Publication of KR870015542U publication Critical patent/KR870015542U/en
Application granted granted Critical
Publication of KR890002174Y1 publication Critical patent/KR890002174Y1/en

Links

Classifications

    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03KPULSE TECHNIQUE
    • H03K5/00Manipulating of pulses not covered by one of the other main groups of this subclass
    • H03K5/13Arrangements having a single output and transforming input signals into pulses delivered at desired time intervals
    • H03K5/135Arrangements having a single output and transforming input signals into pulses delivered at desired time intervals by the use of time reference signals, e.g. clock signals
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03KPULSE TECHNIQUE
    • H03K5/00Manipulating of pulses not covered by one of the other main groups of this subclass
    • H03K5/13Arrangements having a single output and transforming input signals into pulses delivered at desired time intervals
    • H03K5/131Digitally controlled
KR2019860003716U 1986-03-26 1986-03-26 Puse delay circuit KR890002174Y1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR2019860003716U KR890002174Y1 (en) 1986-03-26 1986-03-26 Puse delay circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR2019860003716U KR890002174Y1 (en) 1986-03-26 1986-03-26 Puse delay circuit

Publications (2)

Publication Number Publication Date
KR870015542U true KR870015542U (en) 1987-10-26
KR890002174Y1 KR890002174Y1 (en) 1989-04-12

Family

ID=19249923

Family Applications (1)

Application Number Title Priority Date Filing Date
KR2019860003716U KR890002174Y1 (en) 1986-03-26 1986-03-26 Puse delay circuit

Country Status (1)

Country Link
KR (1) KR890002174Y1 (en)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100785342B1 (en) * 2007-02-16 2007-12-17 김상훈 Device for economically extruding toothpaste

Also Published As

Publication number Publication date
KR890002174Y1 (en) 1989-04-12

Similar Documents

Publication Publication Date Title
DE3486098T2 (en) PULSE DELAY CIRCUIT.
DK590187D0 (en) PRINTED-ANTENNA circuit
DK638687D0 (en) BAEREBELGEREGREPRODUCING CIRCUIT
NO840164L (en) PULSE RADAR
KR870009546A (en) Delay circuit
DE69116347D1 (en) Pulse radar
DE68901985T2 (en) DELAY CIRCUIT.
NO170867C (en) arbitration circuit
KR880702004A (en) Timing signal delay circuit device
KR890700287A (en) Self-timing circuit
KR960006642B1 (en) Delay circuit
NO178316C (en) delay circuit
KR860009319A (en) Optical pulse receiving circuit
DK499587D0 (en) PULSE SHAPES
KR870015542U (en) Pulse delay circuit
KR880005389U (en) Pulse delay circuit
KR890005785U (en) Pulse delay circuit
KR840000852U (en) Pulse delay circuit
DE8628728U1 (en) Plate-shaped component
KR880001435U (en) Delay device
KR880020712U (en) Delay circuit
KR860011123U (en) Reset delay circuit
KR880001440U (en) Pulse generation circuit
KR880013899U (en) Pulse generation circuit
KR870011635U (en) Pulse cross circuit

Legal Events

Date Code Title Description
A201 Request for examination
E701 Decision to grant or registration of patent right
REGI Registration of establishment
FPAY Annual fee payment

Payment date: 19970829

Year of fee payment: 11

LAPS Lapse due to unpaid annual fee