KR870011150U - Correction pulse generation circuit for video signal correction - Google Patents
Correction pulse generation circuit for video signal correctionInfo
- Publication number
- KR870011150U KR870011150U KR2019850018506U KR850018506U KR870011150U KR 870011150 U KR870011150 U KR 870011150U KR 2019850018506 U KR2019850018506 U KR 2019850018506U KR 850018506 U KR850018506 U KR 850018506U KR 870011150 U KR870011150 U KR 870011150U
- Authority
- KR
- South Korea
- Prior art keywords
- correction
- video signal
- generation circuit
- pulse generation
- signal correction
- Prior art date
Links
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11B—INFORMATION STORAGE BASED ON RELATIVE MOVEMENT BETWEEN RECORD CARRIER AND TRANSDUCER
- G11B20/00—Signal processing not specific to the method of recording or reproducing; Circuits therefor
- G11B20/10—Digital recording or reproducing
- G11B20/14—Digital recording or reproducing using self-clocking codes
- G11B20/1403—Digital recording or reproducing using self-clocking codes characterised by the use of two levels
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11B—INFORMATION STORAGE BASED ON RELATIVE MOVEMENT BETWEEN RECORD CARRIER AND TRANSDUCER
- G11B20/00—Signal processing not specific to the method of recording or reproducing; Circuits therefor
- G11B20/10—Digital recording or reproducing
- G11B20/10009—Improvement or modification of read or write signals
- G11B20/10018—Improvement or modification of read or write signals analog processing for digital recording or reproduction
- G11B20/10027—Improvement or modification of read or write signals analog processing for digital recording or reproduction adjusting the signal strength during recording or reproduction, e.g. variable gain amplifiers
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11B—INFORMATION STORAGE BASED ON RELATIVE MOVEMENT BETWEEN RECORD CARRIER AND TRANSDUCER
- G11B20/00—Signal processing not specific to the method of recording or reproducing; Circuits therefor
- G11B20/10—Digital recording or reproducing
- G11B20/14—Digital recording or reproducing using self-clocking codes
- G11B20/1403—Digital recording or reproducing using self-clocking codes characterised by the use of two levels
- G11B2020/1476—Synchronisation patterns; Coping with defects thereof
Landscapes
- Engineering & Computer Science (AREA)
- Signal Processing (AREA)
- Television Signal Processing For Recording (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR2019850018506U KR910003210Y1 (en) | 1985-12-30 | 1985-12-30 | Compensation pulse generating circuit for compensating video signal |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR2019850018506U KR910003210Y1 (en) | 1985-12-30 | 1985-12-30 | Compensation pulse generating circuit for compensating video signal |
Publications (2)
Publication Number | Publication Date |
---|---|
KR870011150U true KR870011150U (en) | 1987-07-15 |
KR910003210Y1 KR910003210Y1 (en) | 1991-05-13 |
Family
ID=19247888
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
KR2019850018506U KR910003210Y1 (en) | 1985-12-30 | 1985-12-30 | Compensation pulse generating circuit for compensating video signal |
Country Status (1)
Country | Link |
---|---|
KR (1) | KR910003210Y1 (en) |
-
1985
- 1985-12-30 KR KR2019850018506U patent/KR910003210Y1/en not_active IP Right Cessation
Also Published As
Publication number | Publication date |
---|---|
KR910003210Y1 (en) | 1991-05-13 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
KR860015315U (en) | Head switching signal generation circuit | |
KR860006185A (en) | Video signal processing circuit | |
DK485887D0 (en) | TELEVISION SIGNAL GENERATOR | |
HK66196A (en) | Video output signal clamping circuit | |
FR2555791B1 (en) | SIGNAL WAVEFORM CORRECTING CIRCUIT | |
KR860009319A (en) | Optical pulse receiving circuit | |
EP0164616A3 (en) | Field effect transistor timing signal generator circuit | |
KR870011150U (en) | Correction pulse generation circuit for video signal correction | |
KR870007558U (en) | Video memory circuit | |
ES289643Y (en) | PERFECTED VIDEO SIGNAL PROJECTOR | |
KR900001485U (en) | VCR group delay correction circuit | |
KR860015507U (en) | External signal selection circuit by TV channel selection | |
KR880003277U (en) | Pulse signal generation circuit | |
KR870011461U (en) | Clock signal generation circuit | |
KR870010905U (en) | Dotted line attribute signal generation circuit | |
KR860008951U (en) | Synchronization signal generation circuit | |
KR880013345U (en) | VTR reel pulse generation circuit | |
KR880014069U (en) | Pseudo-synchronous signal generation circuit | |
KR890007579U (en) | Sub-step pulse generation circuit | |
KR870019316U (en) | Video signal recording circuit | |
KR860013812U (en) | Clock generation circuit for digital signal reproduction | |
KR870004499U (en) | Video recording control circuit by horizontal synchronization signal | |
KR870004302U (en) | Video head selection circuit | |
KR860006622U (en) | Continuous correction circuit of video signal | |
KR900010712A (en) | Phase-variable vertical fixed pulse generation circuit |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A201 | Request for examination | ||
E902 | Notification of reason for refusal | ||
E701 | Decision to grant or registration of patent right | ||
REGI | Registration of establishment | ||
FPAY | Annual fee payment |
Payment date: 19970829 Year of fee payment: 9 |
|
LAPS | Lapse due to unpaid annual fee |