KR860013737U - Digital data signal regeneration circuit - Google Patents
Digital data signal regeneration circuitInfo
- Publication number
- KR860013737U KR860013737U KR2019850004475U KR850004475U KR860013737U KR 860013737 U KR860013737 U KR 860013737U KR 2019850004475 U KR2019850004475 U KR 2019850004475U KR 850004475 U KR850004475 U KR 850004475U KR 860013737 U KR860013737 U KR 860013737U
- Authority
- KR
- South Korea
- Prior art keywords
- data signal
- digital data
- regeneration circuit
- signal regeneration
- circuit
- Prior art date
Links
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11B—INFORMATION STORAGE BASED ON RELATIVE MOVEMENT BETWEEN RECORD CARRIER AND TRANSDUCER
- G11B20/00—Signal processing not specific to the method of recording or reproducing; Circuits therefor
- G11B20/10—Digital recording or reproducing
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
- G06F3/06—Digital input from, or digital output to, record carriers, e.g. RAID, emulated record carriers or networked record carriers
- G06F3/0601—Interfaces specially adapted for storage systems
- G06F3/0668—Interfaces specially adapted for storage systems adopting a particular infrastructure
- G06F3/0671—In-line storage system
- G06F3/0673—Single storage device
- G06F3/0674—Disk device
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
- G06F3/06—Digital input from, or digital output to, record carriers, e.g. RAID, emulated record carriers or networked record carriers
- G06F3/0601—Interfaces specially adapted for storage systems
- G06F3/0668—Interfaces specially adapted for storage systems adopting a particular infrastructure
- G06F3/0671—In-line storage system
- G06F3/0673—Single storage device
- G06F3/0682—Tape device
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Human Computer Interaction (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Signal Processing (AREA)
- Signal Processing For Digital Recording And Reproducing (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR2019850004475U KR880001254Y1 (en) | 1985-04-19 | 1985-04-19 | Reproducing circuit of a digital data signal |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR2019850004475U KR880001254Y1 (en) | 1985-04-19 | 1985-04-19 | Reproducing circuit of a digital data signal |
Publications (2)
Publication Number | Publication Date |
---|---|
KR860013737U true KR860013737U (en) | 1986-11-18 |
KR880001254Y1 KR880001254Y1 (en) | 1988-04-02 |
Family
ID=19241546
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
KR2019850004475U KR880001254Y1 (en) | 1985-04-19 | 1985-04-19 | Reproducing circuit of a digital data signal |
Country Status (1)
Country | Link |
---|---|
KR (1) | KR880001254Y1 (en) |
-
1985
- 1985-04-19 KR KR2019850004475U patent/KR880001254Y1/en not_active IP Right Cessation
Also Published As
Publication number | Publication date |
---|---|
KR880001254Y1 (en) | 1988-04-02 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
DK255484A (en) | SOME SIGNAL ENCRYPTOGRAPHY | |
KR850008085A (en) | Sampling clock regeneration circuit | |
FR2563955B1 (en) | DIGITAL SIGNAL DELAY CIRCUIT | |
DE3750329D1 (en) | Signal reading circuit. | |
NL192491B (en) | Color information signal conversion circuit. | |
KR860010147U (en) | Digital filter circuit | |
ATA188081A (en) | SIGNAL PLAYBACK CIRCUIT | |
KR860006185A (en) | Video signal processing circuit | |
KR860013737U (en) | Digital data signal regeneration circuit | |
DK128085A (en) | SIGNAL TECHNICAL SECURES DATA PROCESSING EQUIPMENT | |
FI840102A0 (en) | EN MED DIGITAL DATA STYRD PULSADDERING OCH -SUBSTRAHERINGS KRETS | |
KR870003052U (en) | Bi-phase modulated digital signal reading circuit | |
KR880013928U (en) | M F M Lead data signal generation circuit | |
KR870019316U (en) | Video signal recording circuit | |
KR860013812U (en) | Clock generation circuit for digital signal reproduction | |
KR880008438U (en) | Data signal detection circuit | |
KR850004240U (en) | Pause circuit when recording no signal | |
KR860004391U (en) | Binary data signal converter | |
KR870011495U (en) | Data collector circuit | |
KR890011637U (en) | Recording information recording circuit | |
KR870011445U (en) | Low pass signal limiting circuit | |
KR870018992U (en) | Digital data detection circuit of compact disc | |
KR900013032U (en) | Multi-channel recording circuit | |
KR890008982Y1 (en) | Data reproducing circuit | |
KR880008882U (en) | Digital clock signal monitoring circuit |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A201 | Request for examination | ||
E701 | Decision to grant or registration of patent right | ||
REGI | Registration of establishment | ||
FPAY | Annual fee payment |
Payment date: 19970829 Year of fee payment: 12 |
|
EXPY | Expiration of term |