KR880013928U - M F M Lead data signal generation circuit - Google Patents

M F M Lead data signal generation circuit

Info

Publication number
KR880013928U
KR880013928U KR2019860019926U KR860019926U KR880013928U KR 880013928 U KR880013928 U KR 880013928U KR 2019860019926 U KR2019860019926 U KR 2019860019926U KR 860019926 U KR860019926 U KR 860019926U KR 880013928 U KR880013928 U KR 880013928U
Authority
KR
South Korea
Prior art keywords
data signal
generation circuit
signal generation
lead data
lead
Prior art date
Application number
KR2019860019926U
Other languages
Korean (ko)
Other versions
KR890006530Y1 (en
Inventor
조옥균
Original Assignee
주식회사금성사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 주식회사금성사 filed Critical 주식회사금성사
Priority to KR2019860019926U priority Critical patent/KR890006530Y1/en
Publication of KR880013928U publication Critical patent/KR880013928U/en
Application granted granted Critical
Publication of KR890006530Y1 publication Critical patent/KR890006530Y1/en

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/20—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits characterised by logic function, e.g. AND, OR, NOR, NOT circuits
    • H03K19/21—EXCLUSIVE-OR circuits, i.e. giving output if input signal exists at only one input; COINCIDENCE circuits, i.e. giving output only if all input signals are identical

Landscapes

  • Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Computing Systems (AREA)
  • General Engineering & Computer Science (AREA)
  • Mathematical Physics (AREA)
  • Manipulation Of Pulses (AREA)
KR2019860019926U 1986-12-12 1986-12-12 Mfm read data signal generating circuit KR890006530Y1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR2019860019926U KR890006530Y1 (en) 1986-12-12 1986-12-12 Mfm read data signal generating circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR2019860019926U KR890006530Y1 (en) 1986-12-12 1986-12-12 Mfm read data signal generating circuit

Publications (2)

Publication Number Publication Date
KR880013928U true KR880013928U (en) 1988-08-31
KR890006530Y1 KR890006530Y1 (en) 1989-09-25

Family

ID=19257885

Family Applications (1)

Application Number Title Priority Date Filing Date
KR2019860019926U KR890006530Y1 (en) 1986-12-12 1986-12-12 Mfm read data signal generating circuit

Country Status (1)

Country Link
KR (1) KR890006530Y1 (en)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR200316664Y1 (en) * 2003-03-21 2003-06-18 이영만 An insulating magnetic screwdriver

Also Published As

Publication number Publication date
KR890006530Y1 (en) 1989-09-25

Similar Documents

Publication Publication Date Title
DE3789291D1 (en) Video signal generation circuit.
DE3750329D1 (en) Signal reading circuit.
DE3888220D1 (en) Data output circuit.
DE3851506D1 (en) Reset signal generator circuit.
DE3776049D1 (en) ELECTRONIC MEMORY.
KR880016923U (en) Clock signal generation circuit device
KR860004462A (en) Read Only Memory Circuit
DE3587002D1 (en) SIGNAL GENERATOR CIRCUITS.
DE3880554D1 (en) DATA COLLECTION CIRCUIT.
KR860005493A (en) Spurious signal generation reduction device
KR880013928U (en) M F M Lead data signal generation circuit
DE3787385D1 (en) Generator circuit for clock signal generation.
KR880014069U (en) Pseudo-synchronous signal generation circuit
KR860006672U (en) Synchronization signal generation circuit when reading the cassette interface
KR900018002U (en) Data line separation signal generation circuit
KR870011461U (en) Clock signal generation circuit
KR880008438U (en) Data signal detection circuit
KR880003277U (en) Pulse signal generation circuit
KR880013875U (en) Surround sound generation circuit
DK35988D0 (en) SIGNAL distribution / COMBINING CIRCUIT
KR890014226U (en) Standby signal generation circuit
KR880022636U (en) Disc change signal generation circuit
KR880007118U (en) Muting signal generation circuit
KR910012721U (en) Data conversion circuit
KR870011495U (en) Data collector circuit

Legal Events

Date Code Title Description
A201 Request for examination
E701 Decision to grant or registration of patent right
REGI Registration of establishment
FPAY Annual fee payment

Payment date: 19971229

Year of fee payment: 10

LAPS Lapse due to unpaid annual fee