KR860008511A - Image Image Processing System - Google Patents
Image Image Processing System Download PDFInfo
- Publication number
- KR860008511A KR860008511A KR1019850002733A KR850002733A KR860008511A KR 860008511 A KR860008511 A KR 860008511A KR 1019850002733 A KR1019850002733 A KR 1019850002733A KR 850002733 A KR850002733 A KR 850002733A KR 860008511 A KR860008511 A KR 860008511A
- Authority
- KR
- South Korea
- Prior art keywords
- image
- processing system
- window
- output
- coordinates
- Prior art date
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
- G06F3/14—Digital output to display device ; Cooperation and interconnection of the display device with other functional units
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Human Computer Interaction (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Image Analysis (AREA)
Abstract
내용 없음No content
Description
본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음Since this is an open matter, no full text was included.
제1도는 본 발명에서 사용되는 화상신호 검출용 윈도우.1 is a window for image signal detection used in the present invention.
제2도는 본 발명의 윈도우에 따라 체인코드 및 윈도우 이동방향.2 is a chaincode and window movement direction according to a window of the present invention.
제3도는 본 발명의 회로도.3 is a circuit diagram of the present invention.
1:메모리, 2,4,10:로직회로, 9:멀티플렉서, 14:쉬프트레지스터, 3,11:레지스터, 15:프로그램로직어레이, 17:플립플롭, 18:2진업다운카운터1: memory, 2, 4, 10: logic circuit, 9: multiplexer, 14: shift register, 3, 11: register, 15: program logic array, 17: flip-flop, 18: 2 advance down counter
Claims (1)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1019850002733A KR880001195B1 (en) | 1985-04-20 | 1985-04-20 | Image processing system |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1019850002733A KR880001195B1 (en) | 1985-04-20 | 1985-04-20 | Image processing system |
Publications (2)
Publication Number | Publication Date |
---|---|
KR860008511A true KR860008511A (en) | 1986-11-15 |
KR880001195B1 KR880001195B1 (en) | 1988-07-02 |
Family
ID=19240624
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
KR1019850002733A KR880001195B1 (en) | 1985-04-20 | 1985-04-20 | Image processing system |
Country Status (1)
Country | Link |
---|---|
KR (1) | KR880001195B1 (en) |
-
1985
- 1985-04-20 KR KR1019850002733A patent/KR880001195B1/en not_active IP Right Cessation
Also Published As
Publication number | Publication date |
---|---|
KR880001195B1 (en) | 1988-07-02 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
KR880008228A (en) | Display | |
KR850003610A (en) | Semiconductor memory device | |
KR870004569A (en) | Automatic gain control device | |
KR890008822A (en) | Semiconductor memory | |
KR830007001A (en) | Digital signal processor | |
KR910001771A (en) | Semiconductor memory device | |
KR870010444A (en) | Data processor | |
KR900005795A (en) | Image reading device | |
KR900006853A (en) | Microprocessor | |
KR850003009A (en) | Apparatus and method for controlling a plurality of memory plates | |
KR860004349A (en) | Process I / O Device of Sequence Controller | |
KR860000564A (en) | Testable System | |
KR860008511A (en) | Image Image Processing System | |
KR840007195A (en) | How to Generate Character Patterns | |
KR870005303A (en) | IC device | |
KR850004669A (en) | Selection and locking circuits in arithmetic function circuits | |
KR860009421A (en) | Memory circuit with logic function | |
KR920702511A (en) | Register circuit | |
JPS56156981A (en) | Bubble memory device | |
JPS6470848A (en) | Picture display control system | |
KR900003746A (en) | Address memory unit | |
EP0190942A3 (en) | Signal processing apparatus | |
JPS6413621A (en) | Register selecting circuit | |
JPS6421657A (en) | Priority setting system | |
JPS57162194A (en) | Writing device in read-only memory (rom) |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A201 | Request for examination | ||
E902 | Notification of reason for refusal | ||
G160 | Decision to publish patent application | ||
E701 | Decision to grant or registration of patent right | ||
GRNT | Written decision to grant | ||
FPAY | Annual fee payment |
Payment date: 20030627 Year of fee payment: 16 |
|
LAPS | Lapse due to unpaid annual fee |