KR830002287A - Binary coded compressor circuit - Google Patents

Abstract

No content

Description

Binary coded compressor circuit

Since this content is publicly disclosed, the full text is not included.

1 and 2 are illustrations of the prior art of a conventional mechanical aperture mask employed in prior art optical reading systems.

3 is an illustration of a block diagram of an embodiment of the present invention employing an optional programmable only-only-memory (PROM) for determining the document format of an optical reading system.

Figure 4 is a schematic illustration of the block diagram of Figure 3;

Figure 5 is an illustration of the format of a document, including the interval between scans and the markings in the document line.

6, 7, and 8 are detailed schematic implementations of the embodiments of FIGS. 3 and 4.

FIG. 9 is a modification of the schematic of FIG. 4, which includes a data reducer between a tow riser and an information processor.

Claims (1)

Converts more than 4 bits of binary input word into 4 bits of binary output, and the binary input word consists of a group of the least significant bit and the most significant bit, and includes a number of separately programmed parts. The first programmable storage device where the group of the most significant bits is its input, and the second programmable storage device including a number of separately programmed parts and the group of the least significant bits being its input. And a range-component-actively connected to the first programmable storage device for processing the most significant group by selecting a portion of the program and generating a binary output of fewer bits than the group of most significant bits. An input device and a second programmable storage device for processing the group of least significant bits by selecting one of the programmed parts and generating a binary output word with fewer bits than the least significant bits group. It has an offset-component-input device that is actively connected, and a binary output word of the first and second programmable storage devices as its input, and compresses the input word to produce a 4-bit binary output. Device consisting of a third programmable storage device. ※ Note: Disclosure is based on the original application.