KR20250049388A - 이더넷을 위한 링크 타이머 - Google Patents

이더넷을 위한 링크 타이머 Download PDF

Info

Publication number
KR20250049388A
KR20250049388A KR1020257008267A KR20257008267A KR20250049388A KR 20250049388 A KR20250049388 A KR 20250049388A KR 1020257008267 A KR1020257008267 A KR 1020257008267A KR 20257008267 A KR20257008267 A KR 20257008267A KR 20250049388 A KR20250049388 A KR 20250049388A
Authority
KR
South Korea
Prior art keywords
node
link
packets
packet
links
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
KR1020257008267A
Other languages
English (en)
Korean (ko)
Inventor
에릭 씨. 퀸넬
더글러스 알. 윌리엄스
크리스토퍼 셩
헤라르도 나바로 허타도
Original Assignee
테슬라, 인크.
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 테슬라, 인크. filed Critical 테슬라, 인크.
Publication of KR20250049388A publication Critical patent/KR20250049388A/ko
Pending legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L49/00Packet switching elements
    • H04L49/10Packet switching elements characterised by the switching fabric construction
    • H04L49/111Switch interfaces, e.g. port details
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L47/00Traffic control in data switching networks
    • H04L47/10Flow control; Congestion control
    • H04L47/28Flow control; Congestion control in relation to timing considerations
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L1/00Arrangements for detecting or preventing errors in the information received
    • H04L1/12Arrangements for detecting or preventing errors in the information received by using return channel
    • H04L1/16Arrangements for detecting or preventing errors in the information received by using return channel in which the return channel carries supervisory signals, e.g. repetition request signals
    • H04L1/1607Details of the supervisory signal
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L47/00Traffic control in data switching networks
    • H04L47/10Flow control; Congestion control
    • H04L47/28Flow control; Congestion control in relation to timing considerations
    • H04L47/283Flow control; Congestion control in relation to timing considerations in response to processing delays, e.g. caused by jitter or round trip time [RTT]
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L47/00Traffic control in data switching networks
    • H04L47/10Flow control; Congestion control
    • H04L47/32Flow control; Congestion control by discarding or delaying data units, e.g. packets or frames
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L47/00Traffic control in data switching networks
    • H04L47/50Queue scheduling
    • H04L47/62Queue scheduling characterised by scheduling criteria
    • H04L47/622Queue service order
    • H04L47/6225Fixed service order, e.g. Round Robin
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L47/00Traffic control in data switching networks
    • H04L47/70Admission control; Resource allocation
    • H04L47/82Miscellaneous aspects
    • H04L47/826Involving periods of time
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L49/00Packet switching elements
    • H04L49/10Packet switching elements characterised by the switching fabric construction
    • H04L49/113Arrangements for redundant switching, e.g. using parallel planes
    • H04L49/115Transferring a complete packet or cell through each plane
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L49/00Packet switching elements
    • H04L49/15Interconnection of switching modules
    • H04L49/1515Non-blocking multistage, e.g. Clos
    • H04L49/1546Non-blocking multistage, e.g. Clos using pipelined operation
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L49/00Packet switching elements
    • H04L49/30Peripheral units, e.g. input or output ports
    • H04L49/3063Pipelined operation
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L49/00Packet switching elements
    • H04L49/35Switches specially adapted for specific applications
    • H04L49/351Switches specially adapted for specific applications for local area network [LAN], e.g. Ethernet switches
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L49/00Packet switching elements
    • H04L49/35Switches specially adapted for specific applications
    • H04L49/351Switches specially adapted for specific applications for local area network [LAN], e.g. Ethernet switches
    • H04L49/352Gigabit ethernet switching [GBPS]
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L49/00Packet switching elements
    • H04L49/90Buffering arrangements
    • H04L49/901Buffering arrangements using storage descriptor, e.g. read or write pointers
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L49/00Packet switching elements
    • H04L49/90Buffering arrangements
    • H04L49/9015Buffering arrangements for supporting a linked list
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L69/00Network arrangements, protocols or services independent of the application payload and not provided for in the other groups of this subclass
    • H04L69/04Protocols for data compression, e.g. ROHC
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L69/00Network arrangements, protocols or services independent of the application payload and not provided for in the other groups of this subclass
    • H04L69/26Special purpose or proprietary protocols or architectures
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L69/00Network arrangements, protocols or services independent of the application payload and not provided for in the other groups of this subclass
    • H04L69/28Timers or timing mechanisms used in protocols
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L69/00Network arrangements, protocols or services independent of the application payload and not provided for in the other groups of this subclass
    • H04L69/30Definitions, standards or architectural aspects of layered protocol stacks
    • H04L69/32Architecture of open systems interconnection [OSI] 7-layer type protocol stacks, e.g. the interfaces between the data link level and the physical level
    • H04L69/322Intralayer communication protocols among peer entities or protocol data unit [PDU] definitions
    • H04L69/324Intralayer communication protocols among peer entities or protocol data unit [PDU] definitions in the data link layer [OSI layer 2], e.g. HDLC
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L69/00Network arrangements, protocols or services independent of the application payload and not provided for in the other groups of this subclass
    • H04L69/30Definitions, standards or architectural aspects of layered protocol stacks
    • H04L69/32Architecture of open systems interconnection [OSI] 7-layer type protocol stacks, e.g. the interfaces between the data link level and the physical level
    • H04L69/322Intralayer communication protocols among peer entities or protocol data unit [PDU] definitions
    • H04L69/326Intralayer communication protocols among peer entities or protocol data unit [PDU] definitions in the transport layer [OSI layer 4]

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Computer Security & Cryptography (AREA)
  • Computing Systems (AREA)
  • Data Exchanges In Wide-Area Networks (AREA)
  • Small-Scale Networks (AREA)
  • Communication Control (AREA)
KR1020257008267A 2022-08-19 2023-08-17 이더넷을 위한 링크 타이머 Pending KR20250049388A (ko)

Applications Claiming Priority (5)

Application Number Priority Date Filing Date Title
US202263373016P 2022-08-19 2022-08-19
US63/373,016 2022-08-19
US202363503349P 2023-05-19 2023-05-19
US63/503,349 2023-05-19
PCT/US2023/030492 WO2024039794A1 (en) 2022-08-19 2023-08-17 Link timer for ethernet

Publications (1)

Publication Number Publication Date
KR20250049388A true KR20250049388A (ko) 2025-04-11

Family

ID=88020740

Family Applications (3)

Application Number Title Priority Date Filing Date
KR1020257008267A Pending KR20250049388A (ko) 2022-08-19 2023-08-17 이더넷을 위한 링크 타이머
KR1020257008260A Pending KR20250052400A (ko) 2022-08-19 2023-08-17 이더넷을 위한 리플레이 마이크로-아키텍처
KR1020257008259A Pending KR20250050079A (ko) 2022-08-19 2023-08-17 이더넷을 위한 전송 프로토콜

Family Applications After (2)

Application Number Title Priority Date Filing Date
KR1020257008260A Pending KR20250052400A (ko) 2022-08-19 2023-08-17 이더넷을 위한 리플레이 마이크로-아키텍처
KR1020257008259A Pending KR20250050079A (ko) 2022-08-19 2023-08-17 이더넷을 위한 전송 프로토콜

Country Status (7)

Country Link
US (1) US20260052110A1 (https=)
EP (3) EP4573730A1 (https=)
JP (3) JP2025526905A (https=)
KR (3) KR20250049388A (https=)
CN (3) CN119999170A (https=)
TW (1) TW202415044A (https=)
WO (3) WO2024039793A1 (https=)

Family Cites Families (23)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6091737A (en) * 1996-11-15 2000-07-18 Multi-Tech Systems, Inc. Remote communications server system
US7251256B1 (en) * 2000-05-18 2007-07-31 Luminous Networks, Inc. Synchronization of asynchronous networks using media access control (MAC) layer synchronization symbols
US8218555B2 (en) * 2001-04-24 2012-07-10 Nvidia Corporation Gigabit ethernet adapter
US7535913B2 (en) * 2002-03-06 2009-05-19 Nvidia Corporation Gigabit ethernet adapter supporting the iSCSI and IPSEC protocols
JP2004128786A (ja) * 2002-10-01 2004-04-22 Fujitsu Ltd パケット再送制御装置
CN1254065C (zh) * 2002-10-29 2006-04-26 华为技术有限公司 用随机存储器实现的tcp连接定时器及其实现方法
US7551638B2 (en) * 2005-03-31 2009-06-23 Intel Corporation Network interface with transmit frame descriptor reuse
JP2007288428A (ja) * 2006-04-14 2007-11-01 Fujitsu Ltd 中継装置およびデータ再送方法
JP2008113327A (ja) * 2006-10-31 2008-05-15 Matsushita Electric Ind Co Ltd ネットワークインターフェース装置
JP5074872B2 (ja) * 2007-09-25 2012-11-14 キヤノン株式会社 プロトコル処理装置及び制御方法
US8854957B2 (en) * 2009-03-27 2014-10-07 Nec Corporation Packet retransmission control system, packet retransmission control method and retransmission control program
WO2011068186A1 (ja) * 2009-12-03 2011-06-09 日本電気株式会社 パケット受信装置、パケット通信システム、パケット順序制御方法
JP5585591B2 (ja) * 2009-12-14 2014-09-10 日本電気株式会社 パケット再送制御システム、方法、及びプログラム
WO2011102312A1 (ja) * 2010-02-16 2011-08-25 日本電気株式会社 パケット転送装置、通信システム、処理規則の更新方法およびプログラム
WO2012066824A1 (ja) * 2010-11-16 2012-05-24 株式会社日立製作所 通信装置および通信システム
EP2723031B1 (en) * 2012-10-16 2019-07-24 Robert Bosch Gmbh Distributed measurement arrangement for an embedded automotive acquisition device with tcp acceleration
US9628382B2 (en) * 2014-02-05 2017-04-18 Intel Corporation Reliable transport of ethernet packet data with wire-speed and packet data rate match
GB2542373A (en) * 2015-09-16 2017-03-22 Nanospeed Tech Ltd TCP/IP offload system
EP3652721A1 (en) * 2017-09-04 2020-05-20 NNG Software Developing and Commercial LLC A method and apparatus for collecting and using sensor data from a vehicle
US12341687B2 (en) * 2017-09-29 2025-06-24 Microsoft Technology Licensing, Llc Reliable fabric control protocol extensions for data center networks with failure resilience
WO2020023364A1 (en) * 2018-07-26 2020-01-30 Secturion Systems, Inc. In-line transmission control protocol processing engine using a systolic array
US12137001B2 (en) * 2020-12-26 2024-11-05 Intel Corporation Scalable protocol-agnostic reliable transport
CN113300819B (zh) * 2021-04-13 2022-09-06 中国科学技术大学 一种鲁棒的逐跳可靠数据传输方法、装置及系统

Also Published As

Publication number Publication date
WO2024039793A1 (en) 2024-02-22
JP2025526904A (ja) 2025-08-15
CN119999170A (zh) 2025-05-13
KR20250050079A (ko) 2025-04-14
EP4573743A1 (en) 2025-06-25
JP2025526905A (ja) 2025-08-15
WO2024039794A1 (en) 2024-02-22
EP4573730A1 (en) 2025-06-25
CN119999171A (zh) 2025-05-13
CN120035982A (zh) 2025-05-23
KR20250052400A (ko) 2025-04-18
US20260052110A1 (en) 2026-02-19
EP4573729A1 (en) 2025-06-25
JP2025526906A (ja) 2025-08-15
WO2024039800A1 (en) 2024-02-22
TW202415044A (zh) 2024-04-01

Similar Documents

Publication Publication Date Title
US20230127722A1 (en) Programmable transport protocol architecture
US7773630B2 (en) High performance memory based communications interface
TWI332150B (en) Processing data for a tcp connection using an offload unit
US8452888B2 (en) Flow control for reliable message passing
US7869355B2 (en) Network receive interface for high bandwidth hardware-accelerated packet processing
CN113728315A (zh) 促进网络接口控制器(nic)中的有效消息匹配的系统和方法
US20060075119A1 (en) TCP host
US20060072563A1 (en) Packet processing
CA2442447A1 (en) Methodology and mechanism for remote key validation for ngio/infinibandtm applications
US8868889B2 (en) Instruction breakpoints in a multi-core, multi-thread network communications processor architecture
Arslan et al. Nanotransport: A low-latency, programmable transport layer for nics
US20080263171A1 (en) Peripheral device that DMAS the same data to different locations in a computer
US20060004933A1 (en) Network interface controller signaling of connection event
KR20250049388A (ko) 이더넷을 위한 링크 타이머
US20090022171A1 (en) Interrupt coalescing scheme for high throughput tcp offload engine
Ren et al. Middleware support for rdma-based data transfer in cloud computing
CN111382091A (zh) 用于低周期存储器访问和附加功能的宽边随机访问存储器
US20250016100A1 (en) Hardware Architecture of Custom Core for Congestion Control
Shashidhara TASNIC: a flexible TCP offload with programmable SmartNICs
Zhang et al. TRNIC: A high-performance RDMA NIC with triple-table bitmap for efficient out-of-order packet reordering in multipath transmission
Zhou et al. Tux: Efficient Drop-in Networking for Database Systems

Legal Events

Date Code Title Description
PA0105 International application

Patent event date: 20250312

Patent event code: PA01051R01D

Comment text: International Patent Application

PA0201 Request for examination
PG1501 Laying open of application