KR20240025525A - 집적 디바이스들 및 집적 디바이스들의 최상부 측면들을 커플링시키는 브리지를 포함하는 패키지 - Google Patents

집적 디바이스들 및 집적 디바이스들의 최상부 측면들을 커플링시키는 브리지를 포함하는 패키지 Download PDF

Info

Publication number
KR20240025525A
KR20240025525A KR1020237043786A KR20237043786A KR20240025525A KR 20240025525 A KR20240025525 A KR 20240025525A KR 1020237043786 A KR1020237043786 A KR 1020237043786A KR 20237043786 A KR20237043786 A KR 20237043786A KR 20240025525 A KR20240025525 A KR 20240025525A
Authority
KR
South Korea
Prior art keywords
integrated device
die
bridge
coupled
substrate
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
KR1020237043786A
Other languages
English (en)
Korean (ko)
Inventor
바라니 차바
아비나쉬 로이
스탠리 승철 송
종해 김
Original Assignee
퀄컴 인코포레이티드
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 퀄컴 인코포레이티드 filed Critical 퀄컴 인코포레이티드
Publication of KR20240025525A publication Critical patent/KR20240025525A/ko
Pending legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W70/00—Package substrates; Interposers; Redistribution layers [RDL]
    • H10W70/60—Insulating or insulated package substrates; Interposers; Redistribution layers
    • H10W70/611—Insulating or insulated package substrates; Interposers; Redistribution layers for connecting multiple chips together
    • H01L25/0652—
    • H01L21/4857—
    • H01L23/49816—
    • H01L23/5381—
    • H01L23/5383—
    • H01L23/5385—
    • H01L24/16—
    • H01L25/0655—
    • H01L25/105—
    • H01L25/50—
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W70/00—Package substrates; Interposers; Redistribution layers [RDL]
    • H10W70/60—Insulating or insulated package substrates; Interposers; Redistribution layers
    • H10W70/62—Insulating or insulated package substrates; Interposers; Redistribution layers characterised by their interconnections
    • H10W70/65—Shapes or dispositions of interconnections
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/071—Connecting or disconnecting
    • H10W72/072—Connecting or disconnecting of bump connectors
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/20—Bump connectors, e.g. solder bumps or copper pillars; Dummy bumps; Thermal bumps
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W90/00—Package configurations
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W90/00—Package configurations
    • H10W90/401—Package configurations characterised by multiple insulating or insulated package substrates, interposers or RDLs
    • H01L2225/06513—
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W70/00—Package substrates; Interposers; Redistribution layers [RDL]
    • H10W70/01—Manufacture or treatment
    • H10W70/05—Manufacture or treatment of insulating or insulated package substrates, or of interposers, or of redistribution layers
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W70/00—Package substrates; Interposers; Redistribution layers [RDL]
    • H10W70/60—Insulating or insulated package substrates; Interposers; Redistribution layers
    • H10W70/67—Insulating or insulated package substrates; Interposers; Redistribution layers characterised by their insulating layers or insulating parts
    • H10W70/68—Shapes or dispositions thereof
    • H10W70/685—Shapes or dispositions thereof comprising multiple insulating layers
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W90/00—Package configurations
    • H10W90/701—Package configurations characterised by the relative positions of pads or connectors relative to package parts
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W90/00—Package configurations
    • H10W90/701—Package configurations characterised by the relative positions of pads or connectors relative to package parts
    • H10W90/721—Package configurations characterised by the relative positions of pads or connectors relative to package parts of bump connectors
    • H10W90/722—Package configurations characterised by the relative positions of pads or connectors relative to package parts of bump connectors between stacked chips
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W90/00—Package configurations
    • H10W90/701—Package configurations characterised by the relative positions of pads or connectors relative to package parts
    • H10W90/721—Package configurations characterised by the relative positions of pads or connectors relative to package parts of bump connectors
    • H10W90/724—Package configurations characterised by the relative positions of pads or connectors relative to package parts of bump connectors between a chip and a stacked insulating package substrate, interposer or RDL

Landscapes

  • Combinations Of Printed Boards (AREA)
  • Engineering & Computer Science (AREA)
  • Manufacturing & Machinery (AREA)
KR1020237043786A 2021-06-24 2022-05-23 집적 디바이스들 및 집적 디바이스들의 최상부 측면들을 커플링시키는 브리지를 포함하는 패키지 Pending KR20240025525A (ko)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US17/357,811 2021-06-24
US17/357,811 US11830819B2 (en) 2021-06-24 2021-06-24 Package comprising integrated devices and bridge coupling top sides of integrated devices
PCT/US2022/030533 WO2022271376A1 (en) 2021-06-24 2022-05-23 Package comprising integrated devices and bridge coupling top sides of integrated devices

Publications (1)

Publication Number Publication Date
KR20240025525A true KR20240025525A (ko) 2024-02-27

Family

ID=82492622

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1020237043786A Pending KR20240025525A (ko) 2021-06-24 2022-05-23 집적 디바이스들 및 집적 디바이스들의 최상부 측면들을 커플링시키는 브리지를 포함하는 패키지

Country Status (8)

Country Link
US (2) US11830819B2 (https=)
EP (1) EP4360131A1 (https=)
JP (1) JP2024523238A (https=)
KR (1) KR20240025525A (https=)
CN (1) CN117413358A (https=)
BR (1) BR112023025604A2 (https=)
TW (1) TW202303899A (https=)
WO (1) WO2022271376A1 (https=)

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US11830819B2 (en) 2021-06-24 2023-11-28 Qualcomm Incorporated Package comprising integrated devices and bridge coupling top sides of integrated devices
US12463156B2 (en) * 2021-11-10 2025-11-04 Intel Corporation Packaging architectures for sub-terahertz radio frequency devices
US12599007B2 (en) * 2021-12-23 2026-04-07 Intel Corporation Composite IC die package including an electro-thermo-mechanical die (ETMD) with through substrate vias
TWI835546B (zh) * 2023-02-03 2024-03-11 福懋科技股份有限公司 半導體封裝

Family Cites Families (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7838337B2 (en) 2008-12-01 2010-11-23 Stats Chippac, Ltd. Semiconductor device and method of forming an interposer package with through silicon vias
US20140131854A1 (en) 2012-11-13 2014-05-15 Lsi Corporation Multi-chip module connection by way of bridging blocks
US10192810B2 (en) * 2013-06-28 2019-01-29 Intel Corporation Underfill material flow control for reduced die-to-die spacing in semiconductor packages
US10797022B2 (en) * 2017-10-06 2020-10-06 Advanced Semiconductor Engineering, Inc. Semiconductor device package and method of manufacturing the same
US10991635B2 (en) 2019-07-20 2021-04-27 International Business Machines Corporation Multiple chip bridge connector
US11133263B2 (en) 2019-09-17 2021-09-28 Intel Corporation High-density interconnects for integrated circuit packages
US11600526B2 (en) 2020-01-22 2023-03-07 iCometrue Company Ltd. Chip package based on through-silicon-via connector and silicon interconnection bridge
US11315902B2 (en) * 2020-02-12 2022-04-26 International Business Machines Corporation High bandwidth multichip module
US12159840B2 (en) * 2020-06-23 2024-12-03 Intel Corporation Scalable and interoperable PHYLESS die-to-die IO solution
US11450612B2 (en) * 2020-07-09 2022-09-20 Taiwan Semiconductor Manufacturing Co., Ltd. Semiconductor devices and methods of manufacturing the same
US11830819B2 (en) 2021-06-24 2023-11-28 Qualcomm Incorporated Package comprising integrated devices and bridge coupling top sides of integrated devices

Also Published As

Publication number Publication date
TW202303899A (zh) 2023-01-16
WO2022271376A1 (en) 2022-12-29
US11830819B2 (en) 2023-11-28
BR112023025604A2 (pt) 2024-02-20
JP2024523238A (ja) 2024-06-28
US20220415808A1 (en) 2022-12-29
EP4360131A1 (en) 2024-05-01
US12400966B2 (en) 2025-08-26
CN117413358A (zh) 2024-01-16
US20240055356A1 (en) 2024-02-15

Similar Documents

Publication Publication Date Title
US11682607B2 (en) Package having a substrate comprising surface interconnects aligned with a surface of the substrate
US11502049B2 (en) Package comprising multi-level vertically stacked redistribution portions
US12400966B2 (en) Package comprising integrated devices and bridge coupling top sides of integrated devices
US11289453B2 (en) Package comprising a substrate and a high-density interconnect structure coupled to the substrate
US20220375838A1 (en) Package comprising integrated devices coupled through a bridge
US20240072032A1 (en) Package comprising a chiplet located between an integrated device and a metallization portion
US20240071993A1 (en) Package comprising a chiplet located between two metallization portions
KR20230159429A (ko) 패드-온-패드 인터커넥트들을 포함하는 기판을 갖는 패키지
KR20250077468A (ko) 패키지 및 패키지를 포함하는 디바이스
US11876085B2 (en) Package with a substrate comprising an embedded capacitor with side wall coupling
EP4122003B1 (en) Substrate comprising a high-density interconnect portion embedded in a core layer
EP4226421A1 (en) Substrate comprising interconnects embedded in a solder resist layer
WO2024205849A1 (en) Package substrate comprising at least two core layers
US20240363513A1 (en) Package comprising a package substrate that includes an encapsulated portion with interconnection portion blocks
US20240321709A1 (en) Package comprising an integrated device and a metallization portion with variable thickness metallization interconnects on a same metal layer
US20250096093A1 (en) Integrated devices coupled to interposer comprising porous portion
US20230073823A1 (en) Package comprising a substrate with high-density interconnects
US20230019333A1 (en) Package comprising stacked integrated devices with overhang
KR20250164706A (ko) 임베디드 집적 디바이스를 포함하는 패키지 기판
JP2024505488A (ja) 周辺相互接続を備える基板をもつパッケージ

Legal Events

Date Code Title Description
PA0105 International application

St.27 status event code: A-0-1-A10-A15-nap-PA0105

PG1501 Laying open of application

St.27 status event code: A-1-1-Q10-Q12-nap-PG1501

A201 Request for examination
D18-X000 Deferred examination requested

St.27 status event code: A-1-2-D10-D18-exm-X000

P22-X000 Classification modified

St.27 status event code: A-2-2-P10-P22-nap-X000

P22-X000 Classification modified

St.27 status event code: A-2-2-P10-P22-nap-X000