KR20180122021A - 큰 벡터 사이의 점 곱들과 관련된 연산 복잡도를 축소하기 위해 디지털 컴퓨터를 동작시키는 방법 - Google Patents
큰 벡터 사이의 점 곱들과 관련된 연산 복잡도를 축소하기 위해 디지털 컴퓨터를 동작시키는 방법 Download PDFInfo
- Publication number
- KR20180122021A KR20180122021A KR1020187030590A KR20187030590A KR20180122021A KR 20180122021 A KR20180122021 A KR 20180122021A KR 1020187030590 A KR1020187030590 A KR 1020187030590A KR 20187030590 A KR20187030590 A KR 20187030590A KR 20180122021 A KR20180122021 A KR 20180122021A
- Authority
- KR
- South Korea
- Prior art keywords
- vector
- scalar
- components
- multiplication
- approximation
- Prior art date
Links
Images
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/10—Complex mathematical operations
- G06F17/16—Matrix or vector computation, e.g. matrix-matrix or matrix-vector multiplication, matrix factorization
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06G—ANALOGUE COMPUTERS
- G06G7/00—Devices in which the computing operation is performed by varying electric or magnetic quantities
- G06G7/12—Arrangements for performing computing operations, e.g. operational amplifiers
- G06G7/16—Arrangements for performing computing operations, e.g. operational amplifiers for multiplication or division
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06G—ANALOGUE COMPUTERS
- G06G7/00—Devices in which the computing operation is performed by varying electric or magnetic quantities
- G06G7/12—Arrangements for performing computing operations, e.g. operational amplifiers
- G06G7/22—Arrangements for performing computing operations, e.g. operational amplifiers for evaluating trigonometric functions; for conversion of co-ordinates; for computations involving vector quantities
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06G—ANALOGUE COMPUTERS
- G06G7/00—Devices in which the computing operation is performed by varying electric or magnetic quantities
- G06G7/12—Arrangements for performing computing operations, e.g. operational amplifiers
- G06G7/26—Arbitrary function generators
- G06G7/28—Arbitrary function generators for synthesising functions by piecewise approximation
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06N—COMPUTING ARRANGEMENTS BASED ON SPECIFIC COMPUTATIONAL MODELS
- G06N3/00—Computing arrangements based on biological models
- G06N3/02—Neural networks
- G06N3/06—Physical realisation, i.e. hardware implementation of neural networks, neurons or parts of neurons
- G06N3/063—Physical realisation, i.e. hardware implementation of neural networks, neurons or parts of neurons using electronic means
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Mathematical Physics (AREA)
- Theoretical Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Software Systems (AREA)
- Data Mining & Analysis (AREA)
- Pure & Applied Mathematics (AREA)
- Mathematical Optimization (AREA)
- Mathematical Analysis (AREA)
- General Engineering & Computer Science (AREA)
- Biophysics (AREA)
- Health & Medical Sciences (AREA)
- Computing Systems (AREA)
- Life Sciences & Earth Sciences (AREA)
- Biomedical Technology (AREA)
- Computational Mathematics (AREA)
- Algebra (AREA)
- Computer Hardware Design (AREA)
- Neurology (AREA)
- Artificial Intelligence (AREA)
- Computational Linguistics (AREA)
- Evolutionary Computation (AREA)
- Molecular Biology (AREA)
- General Health & Medical Sciences (AREA)
- Databases & Information Systems (AREA)
- Complex Calculations (AREA)
- Power Engineering (AREA)
- Image Processing (AREA)
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
AU2016901146 | 2016-03-29 | ||
AU2016901146A AU2016901146A0 (en) | 2016-03-29 | Vector Quantization for Machine Vision | |
PCT/AU2017/000071 WO2017165904A2 (fr) | 2016-03-29 | 2017-03-23 | Procédé d'exploitation d'un ordinateur pour réduire la complexité de calcul associée à des produits scalaires entre des vecteurs de grandes dimensions |
Publications (1)
Publication Number | Publication Date |
---|---|
KR20180122021A true KR20180122021A (ko) | 2018-11-09 |
Family
ID=59962302
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
KR1020187030590A KR20180122021A (ko) | 2016-03-29 | 2017-03-23 | 큰 벡터 사이의 점 곱들과 관련된 연산 복잡도를 축소하기 위해 디지털 컴퓨터를 동작시키는 방법 |
Country Status (3)
Country | Link |
---|---|
KR (1) | KR20180122021A (fr) |
CN (1) | CN109074350A (fr) |
WO (1) | WO2017165904A2 (fr) |
Family Cites Families (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
GB2483902B (en) * | 2010-09-24 | 2018-10-24 | Advanced Risc Mach Ltd | Vector floating point argument reduction |
US8953892B2 (en) * | 2012-11-05 | 2015-02-10 | Raytheon Bbn Technologies Corp. | Efficient inner product computation for image and video analysis |
US9152827B2 (en) * | 2012-12-19 | 2015-10-06 | The United States Of America As Represented By The Secretary Of The Air Force | Apparatus for performing matrix vector multiplication approximation using crossbar arrays of resistive memory devices |
-
2017
- 2017-03-23 KR KR1020187030590A patent/KR20180122021A/ko unknown
- 2017-03-23 CN CN201780022940.2A patent/CN109074350A/zh active Pending
- 2017-03-23 WO PCT/AU2017/000071 patent/WO2017165904A2/fr active Application Filing
Also Published As
Publication number | Publication date |
---|---|
CN109074350A (zh) | 2018-12-21 |
WO2017165904A2 (fr) | 2017-10-05 |
WO2017165904A3 (fr) | 2018-08-23 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US5255216A (en) | Reduced hardware look up table multiplier | |
US10853068B2 (en) | Method for operating a digital computer to reduce the computational complexity associated with dot products between large vectors | |
JPH07202633A (ja) | ディジタルフィルタ及び同ディジタルフィルタを用いたオーバサンプリング型アナログ/ディジタル変換器 | |
CN110119265A (zh) | 乘法运算实现方法、装置、计算机存储介质及电子设备 | |
Lopez et al. | Formatting bits to better implement signal processing algorithms | |
CN109634556B (zh) | 一种乘累加器及累加输出方法 | |
KR20200050895A (ko) | 스토캐스틱 연산을 위한 로그-양자화된 곱셈 및 누적기와 이를 포함하는 가속기 | |
KR20180122021A (ko) | 큰 벡터 사이의 점 곱들과 관련된 연산 복잡도를 축소하기 위해 디지털 컴퓨터를 동작시키는 방법 | |
Onizawa et al. | Scaled IIR filter based on stochastic computation | |
Kumar et al. | FPGA Implementation of Systolic FIR Filter Using Single-Channel Method | |
EP4285215A1 (fr) | Circuit numérique pour fonctions de normalisation | |
EP0020710A1 (fr) | Filtre numerique avec commande de cycles de limitation. | |
Damian et al. | A low area FIR filter for FPGA implementation | |
JPH10509011A (ja) | 改良されたディジタルフィルタ | |
US5233549A (en) | Reduced quantization error FIR filter | |
Tsai | A Hardware-friendly Quantization and Model Fine Tuning with STEBC for Object Detection | |
Chodoker et al. | Multiple Constant Multiplication Technique for Configurable Finite Impulse Response Filter Design | |
RU62469U1 (ru) | Устройство вычисления адаптивного вейвлет-преобразования | |
Singh et al. | High performance VLSI architecture for wave digital filtering | |
Ghosh et al. | FPGA implementation of MAC unit for double base ternary number system (DBTNS) and its performance analysis | |
Bose et al. | Conditional differential coefficients method for the realization of powers-of-two FIR filter | |
Jacoby et al. | Dual fixed-point CORDIC processor: Architecture and FPGA implementation | |
JP2008158855A (ja) | 相関演算器及び相関演算方法 | |
Nair et al. | Optimized FIR filter using distributed parallel architectures for audio application | |
Ma et al. | Efficient implementations of pipelined CORDIC based IIR digital filters using fast orthonormal/spl mu/-rotations |