KR20170085213A - Multi-Channel Ultra High Definition AV Contents Capture and Playback System and Method for Indepentent Operations per Channel - Google Patents

Multi-Channel Ultra High Definition AV Contents Capture and Playback System and Method for Indepentent Operations per Channel Download PDF

Info

Publication number
KR20170085213A
KR20170085213A KR1020160004541A KR20160004541A KR20170085213A KR 20170085213 A KR20170085213 A KR 20170085213A KR 1020160004541 A KR1020160004541 A KR 1020160004541A KR 20160004541 A KR20160004541 A KR 20160004541A KR 20170085213 A KR20170085213 A KR 20170085213A
Authority
KR
South Korea
Prior art keywords
channel
path control
path
server
image compression
Prior art date
Application number
KR1020160004541A
Other languages
Korean (ko)
Inventor
장성준
이상설
김제우
Original Assignee
전자부품연구원
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 전자부품연구원 filed Critical 전자부품연구원
Priority to KR1020160004541A priority Critical patent/KR20170085213A/en
Priority to PCT/KR2016/000399 priority patent/WO2017122845A1/en
Publication of KR20170085213A publication Critical patent/KR20170085213A/en

Links

Images

Classifications

    • H04N5/2258—
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N19/00—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals
    • H04N19/42—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals characterised by implementation details or hardware specially adapted for video compression or decompression, e.g. dedicated software implementation
    • H04N19/423—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals characterised by implementation details or hardware specially adapted for video compression or decompression, e.g. dedicated software implementation characterised by memory arrangements
    • H04N19/426—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals characterised by implementation details or hardware specially adapted for video compression or decompression, e.g. dedicated software implementation characterised by memory arrangements using memory downsizing methods
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N19/00—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals
    • H04N19/42—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals characterised by implementation details or hardware specially adapted for video compression or decompression, e.g. dedicated software implementation
    • H04N19/43—Hardware specially adapted for motion estimation or compensation
    • H04N19/433—Hardware specially adapted for motion estimation or compensation characterised by techniques for memory access
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N19/00—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals
    • H04N19/42—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals characterised by implementation details or hardware specially adapted for video compression or decompression, e.g. dedicated software implementation
    • H04N19/436—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals characterised by implementation details or hardware specially adapted for video compression or decompression, e.g. dedicated software implementation using parallelised computational arrangements
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N7/00—Television systems
    • H04N7/18—Closed-circuit television [CCTV] systems, i.e. systems in which the video signal is not broadcast
    • H04N7/181—Closed-circuit television [CCTV] systems, i.e. systems in which the video signal is not broadcast for receiving images from a plurality of remote sources

Abstract

A multi-channel ultra-high resolution image acquisition / playback system and method for channel-by-channel heterogeneous operation is provided. The multi-channel super-high resolution image acquisition / reproduction system and method according to an embodiment of the present invention independently perform an acquisition operation and a reproduction operation for each channel. Thus, when real-time acquisition or reproduction of high-resolution image data from multi-channels is possible, it is possible to independently operate different modes for each channel, thereby facilitating the use and management of images.

Figure P1020160004541

Description

BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to a multi-channel ultra-high resolution image acquisition / playback system and a multi-channel multi-channel image acquisition /

The present invention relates to an ultra-high resolution image technology, and more particularly, to an image acquisition / reproduction system and method for acquiring ultra high resolution images and storing them in a server and reproducing super high resolution images stored in a server.

1 is a diagram illustrating a conventional ultra high resolution image system. The apparatus shown in FIG. 1 receives an image from a plurality of cameras (multi-channels) through an SDI interface, compresses a data size by codec compression, and transmits the reduced size to a server via a PCIe interface.

Frame buffering is performed using an external memory to prevent data loss due to interface speed difference, and data is processed in parallel from a plurality of cameras and codecs.

In addition, the image system shown in FIG. 1 can receive images stored in the server, decompress them using a codec, and reproduce them through a plurality of displays (multi-channels). In this case, an external memory is used, and data is processed in parallel by a plurality of codecs and displays.

In the imaging system shown in FIG. 1, all the multi-channels must operate in the same mode. This will be described in detail with reference to FIG. 2 and FIG.

2 is a block diagram of a conventional image acquisition / reproduction system. As shown in FIG. 2, the conventional image acquisition / reproduction system 10 uses one external memory 150 for acquisition / reproduction, and there is one camera / display path through the codec.

In the conventional image acquisition / reproduction system shown in FIG. 2, only one operation mode setting is possible for all channels (S21) as shown in FIG. 3, and an interrupt is waited for each channel (S22) In order to acquire or reproduce an image of a channel that has occurred, compressed data is read or written (S23), and it is repeated until image acquisition or reproduction is completed (S24).

However, the image acquisition and reproduction performed in steps S22 to S24 are the same for all channels. It is only possible to perform image acquisition for both channel 1 and channel 2, or to perform image playback for both channel 1 and channel 2. That is, it is impossible to operate in the heterogeneous mode for each channel.

It is an object of the present invention to provide a system and method for multi-channel super-high resolution image acquisition / playback for heterogeneous operation for each channel.

According to an aspect of the present invention, there is provided an image acquisition / reproduction system including a first memory controller for reading and writing image compression data of a first channel into a memory; A second memory controller for reading and writing image compression data of a second channel into a memory; 'A path for transmitting image compression data of the first channel received from the first device of the first channel to the server via the first memory controller' and 'image compression data of the first channel received from the server A first path control switch for switching to selectively provide any one of a path passing through the first memory controller to the second device of the first channel through the first memory controller; A path for transmitting the image compression data of the second channel received from the first device of the second channel to the server via the second memory controller and the image compression data of the second channel received from the server And a second path control switch for selectively providing any one of a path passing through the second memory controller to the second device of the second channel through the second memory controller, The two-path control switches operate independently of each other.

In addition, the image acquisition / reproduction system according to an embodiment of the present invention may selectively transmit either one of a path between the first path control switch and the server and a path between the second path control switch and the server And a third path control switch for switching to provide the second path control signal.

In addition, the third path switch may be configured to switch on the basis of an interrupt requesting processing of the image compression data of the first channel and an interrupt requesting processing of the image compression data of the second channel, The operation can be controlled.

The first memory controller reads and writes the image compression data of the first channel to the first memory in the memory and the second memory controller reads the image compression data of the second channel into the memory in the second memory And the first memory and the second memory may be distinguished from each other.

Further, the first device may be a camera, and the second device may be a display.

According to another aspect of the present invention, there is provided an image acquisition / playback method, comprising the steps of: transmitting image compression data of the first channel received from a first device of a first channel to a server via a first memory controller; And a path for transferring the image compression data of the first channel received from the server to the second device of the first channel through the first memory controller to selectively provide the path A control step; A path for transmitting the image compression data of the second channel received from the first device of the second channel to the server via the second memory controller and the image compression data of the second channel received from the server, And a second path control step of selectively switching to one of a path passing through the second memory controller to the second device of the second channel and the second path control step, The two path control steps are performed independently of each other.

As described above, according to the embodiments of the present invention, it is possible to independently operate different modes for each channel during real-time acquisition or reproduction of high-resolution image data from multi-channels, .

Figure 1 is a diagram illustrating a conventional ultra high resolution imaging system,
2 is a block diagram of a conventional image acquisition /
3 is a flow chart provided in the description of a conventional image acquisition / reproduction method,
FIG. 4 is a block diagram of a multi-channel image acquisition / reproduction system according to an embodiment of the present invention,
FIG. 5 is a flowchart provided in an explanation of a multi-channel image acquisition / reproduction method according to another embodiment of the present invention.

Hereinafter, the present invention will be described in detail with reference to the drawings.

4 is a block diagram of a multi-channel image acquisition / reproduction system according to an embodiment of the present invention. The multi-channel image acquisition / reproduction system 100 according to the embodiment of the present invention is a system necessary to acquire ultra-high resolution image compression data in real time, store the same in a server, and reproduce ultra high resolution image compression data stored in a server.

The multi-channel image acquisition / reproduction system 100 according to the embodiment of the present invention processes an ultra-high resolution image into multi-channels. That is, it is possible to acquire and process an ultrahigh-resolution image input from a plurality of cameras, and to reproduce an ultrahigh-resolution image on a plurality of displays.

Furthermore, the multi-channel image acquisition / reproduction system 100 according to the embodiment of the present invention can perform different operations for each channel. For example, an image acquisition operation may be performed for one channel while an image reproduction operation is performed for another channel.

4, the multi-channel image acquisition / reproduction system 100 according to an exemplary embodiment of the present invention includes a channel 1 external memory controller 110, a channel 1 path control switch 121, 122, channel 1 compressed data controller 130, channel 2 compressed data controller 140, channel 2 path control switches 151 and 152, channel 2 external memory controller 160, server path control switches 171 and 172, And a PCIe controller 180.

The channel 1 external memory controller 110 writes and reads data in the channel 1 external memory 210 and the channel 2 external memory controller 160 writes and reads data in the channel 2 external memory 220.

The channel 1 write path control switch 121 determines data to be written to the channel 1 external memory 210. Specifically, the channel 1 write path control switch 121 controls the channel 1 write path control switch 121 so that the data generated and compressed by the camera of channel 1 is written to the channel 1 external memory 210 or the channel 1 compressed data read from the server is written to the channel 1 external memory 210). ≪ / RTI >

The channel 1 read path control switch 122 determines the transfer path of the data read in the channel 1 external memory 210. Specifically, the channel 1 read path control switch 122 allows the data read from the channel 1 external memory 210 to be transferred to the server via the data controller 183 of the PCIe controller 180 or to the channel 1 compressed data controller 130 ≪ / RTI > to the display of channel 1.

The switching operation of the channel 1 path control switches 121 and 122 is controlled by the value stored in the channel 1 register 181 of the PCIe controller 180. The value of the channel 1 register 181 is determined according to the operation mode of the channel 1.

When the operation mode of the channel 1 is the image acquisition mode, the channel 1 write path control switch 121 causes the channel 1 register 181 to write the compressed data generated by the camera of the channel 1 to the channel 1 external memory 210 And the channel 1 read path control switch 122 performs a switching operation such that data read from the channel 1 external memory 210 is transferred to the server via the data controller 183.

On the other hand, when the operation mode of the channel 1 is the video reproduction mode, the channel 1 write path control switch 121 causes the channel 1 compressed data read from the server through the data controller 183 to be transferred to the channel 1 external memory 210 and the channel 1 read path control switch 122 switches the data read from the channel 1 external memory 210 through the channel 1 compressed data controller 130 to the codec of channel 1 Quot;) to be transmitted to the display of the channel 1. [

The channel 2 write path control switch 151 determines the data to be written to the channel 2 external memory 220. Specifically, the channel 2 write path control switch 151 controls the channel 2 write path control switch 151 so that the data generated and compressed by the camera of channel 2 is written to the channel 2 external memory 220 or the channel 2 compressed data read by the server is written to the channel 2 external memory 220, < / RTI >

The channel 2 read path control switch 152 determines the path of data read from the channel 2 external memory 220. Specifically, the channel 2 read path control switch 152 allows the data read from the channel 2 external memory 220 to be transferred to the server via the data controller 183 or through the channel 2 compressed data controller 140, Switch the path so that it is delivered to the display.

The switching operation of the channel 2 path control switches 151 and 152 is controlled by the value stored in the channel 2 register 184 of the PCIe controller 180. The value of the null register 184 is determined according to the operation mode of the channel 2.

When the operation mode of the channel 2 is the image acquisition mode, the channel 2 write path control switch 151 causes the channel 2 register 184 to store the compressed data generated by the camera of the channel 2 in the channel 2 external memory 220 And the channel 2 read path control switch 152 switches the data read from the channel 2 external memory 220 to be transmitted to the server through the data controller 183. [

On the other hand, when the operation mode of the channel 2 is the image reproduction mode, the channel 2 write path control switch 151 causes the channel 2 compressed data read from the server through the data controller 183 to be transferred to the channel 2 external memory 220 and the channel 2 read path control switch 152 switches the data read from the channel 2 external memory 220 through the channel 2 compressed data controller 140 to the codec of channel 2 And then to the display of the channel 2.

The channel 1 interrupt generator 135 generates an interrupt when the compressed data stored in the channel 1 compressed data controller 130 functioning as a buffer becomes a certain size or when there is no remaining compressed data, When the compressed data stored in the channel 2 compressed data controller 140 functioning as a fixed size or when there is no remaining compressed data, an interrupt is generated.

The interrupt controller 182 of the PCIe controller 180 transfers the interrupts generated by the interrupt generators 135 and 145 to the server while controlling the server path control switches 171 and 172 according to the interrupt occurrence.

The server write path control switch 172 determines the data to be written to the server. Specifically, the server write path control switch 172 switches the path so that the data created and compressed by the camera of channel 1 is written to the server or the data generated by the camera of channel 2, and the compressed data is written to the server.

The server read path control switch 171 determines the path of data read from the server. Specifically, the server read path control switch 171 allows the data read from the server to be transmitted through the channel 1 compressed data controller 130 to the display of channel 1 or through the channel 2 compressed data controller 140 to the display of channel 2 So as to switch the path.

If an interrupt is generated by the channel 1 interrupt generator 135 in the absence of an interrupt currently being processed, the interrupt controller 182 causes the server read path control switch 171 to be connected to the channel 1 write path control switch 121 , The server path control switches 171 and 172 are controlled so that the server write path control switch 172 is connected to the channel 1 read path control switch 122.

On the other hand, when an interrupt is generated by the channel 2 interrupt generator 145 in a state where there is no interrupt currently being processed, the interrupt controller 182 instructs the server read path control switch 171 to switch to the channel 2 write path control switch 151 And controls the server path control switches 171 and 172 so that the server write path control switch 172 is connected to the channel 2 read path control switch 152.

The server path control switches 171 and 172 can share the compressed data of the channel 1 and the data controller 183 of the PCIe controller 180 in the compressed data acquisition / reproduction of the channel 2.

Hereinafter, the multi-channel image acquisition / reproduction process by the image acquisition / reproduction system shown in FIG. 4 will be described in detail with reference to FIG. FIG. 5 is a flowchart provided in an explanation of a multi-channel image acquisition / reproduction method according to another embodiment of the present invention.

As shown in FIG. 5, first, image compression data paths are set by setting the values of the registers 181 and 184 according to the operation mode for each channel (S210).

Specifically, the value of the channel 1 register 181 is set according to the operation mode of the channel 1 to set the path of the channel 1 write path control switch 121 and the channel 1 read path control switch 122 )do.

The value of the channel 2 register 184 is set according to the operation mode of the channel 2 to set the path of the channel 2 write path control switch 151 and the channel 2 read path control switch 152 do.

Next, the interrupt controller 182 waits for the occurrence of an interrupt by the interrupt generators 135 and 145 (S220), and selects a channel when an interrupt occurs (S230).

In step S230, the path of the server path control switches 171 and 172 is set to control the switching operation so that the path control switches of the channels in which the interrupts are generated and the server path control switches 171 and 172 are connected.

Next, in order to perform an interrupt process, that is, to acquire or reproduce an image of a channel in which an interrupt occurs, compressed data is read or written (S240).

Steps S220 to S240 are repeated until image acquisition or reproduction is completed (S250).

Up to now, a multi-channel ultra high resolution image acquisition / reproduction system and method for channel-by-channel heterogeneous operation has been described in detail with a preferred embodiment.

In the above embodiment, although two channels are referred to, they are merely illustrative for convenience of explanation. The technical idea of the present invention can be applied to three or more channels.

Further, there is no limitation on the image resolution in the application of the present invention. That is, the technical idea of the present invention can be applied to images of various resolutions.

While the present invention has been particularly shown and described with reference to exemplary embodiments thereof, it is to be understood that the invention is not limited to the disclosed exemplary embodiments, but, on the contrary, It will be understood by those skilled in the art that various changes in form and detail may be made therein without departing from the spirit and scope of the present invention.

110: Channel 1 external memory controller 121, 122: Channel 1 path control switch
130: Channel 1 compressed data controller 140: Channel 2 compressed data controller
151, 152: Channel 2 path control switch 160: Channel 2 external memory controller
171, 172: Server path control switch
180: PCIe controller 181: Channel 1 register
182: interrupt controller 183: data controller
184: Channel 2 register

Claims (6)

A first memory controller for reading and writing image compression data of a first channel into a memory;
A second memory controller for reading and writing image compression data of a second channel into a memory;
'A path for transmitting image compression data of the first channel received from the first device of the first channel to the server via the first memory controller' and 'image compression data of the first channel received from the server A first path control switch for switching to selectively provide any one of a path passing through the first memory controller to the second device of the first channel through the first memory controller;
A path for transmitting the image compression data of the second channel received from the first device of the second channel to the server via the second memory controller and the image compression data of the second channel received from the server And a second path control switch for selectively providing any one of a path passing through the second memory controller to the second device of the second channel,
Wherein the first path control switch and the second path control switch,
Wherein the switching operation is performed independently of each other.
The method according to claim 1,
And a third path control switch for selectively switching between one of the path between the first path control switch and the server and the path between the second path control switch and the server A video acquisition / reproduction system.
The method of claim 2,
Wherein the third path switch comprises:
The switching operation is controlled based on the generation of the 'interrupt requesting the processing of the image compression data of the first channel' and the 'interrupt requesting the processing of the image compression data of the second channel' Acquisition / playback system.
The method according to claim 1,
The first memory controller reads and writes image compression data of the first channel into a first memory,
The second memory controller reads and writes the image compression data of the second channel into the memory in the second memory,
Wherein the first memory and the second memory are separated from each other.
The method according to claim 1,
The first device is a camera,
Wherein the second device is a display.
A path for transmitting the image compression data of the first channel received from the first device of the first channel to the server via the first memory controller and the image compression data of the first channel received from the server, A first path control step of selectively switching one of paths " passing through one memory controller to a second device of the first channel "
A path for transmitting the image compression data of the second channel received from the first device of the second channel to the server via the second memory controller and the image compression data of the second channel received from the server, And a second path control step of selectively switching to one of paths " passing through a second memory controller to a second device of the second channel "
Wherein the first path control step and the second path control step are performed independently of each other.
KR1020160004541A 2016-01-14 2016-01-14 Multi-Channel Ultra High Definition AV Contents Capture and Playback System and Method for Indepentent Operations per Channel KR20170085213A (en)

Priority Applications (2)

Application Number Priority Date Filing Date Title
KR1020160004541A KR20170085213A (en) 2016-01-14 2016-01-14 Multi-Channel Ultra High Definition AV Contents Capture and Playback System and Method for Indepentent Operations per Channel
PCT/KR2016/000399 WO2017122845A1 (en) 2016-01-14 2016-01-14 Multi-channel ultra-high resolution image acquisition/reproduction system and method for heterogeneous operations for each channel

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1020160004541A KR20170085213A (en) 2016-01-14 2016-01-14 Multi-Channel Ultra High Definition AV Contents Capture and Playback System and Method for Indepentent Operations per Channel

Publications (1)

Publication Number Publication Date
KR20170085213A true KR20170085213A (en) 2017-07-24

Family

ID=59312035

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1020160004541A KR20170085213A (en) 2016-01-14 2016-01-14 Multi-Channel Ultra High Definition AV Contents Capture and Playback System and Method for Indepentent Operations per Channel

Country Status (2)

Country Link
KR (1) KR20170085213A (en)
WO (1) WO2017122845A1 (en)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN109488886B (en) * 2017-09-11 2024-01-23 清华大学 Data line concentration system of detector in oil and gas pipeline and time sequence control method
CN109754771B (en) * 2019-03-08 2020-09-01 南昌黑鲨科技有限公司 Image display system and display method
CN109885273B (en) * 2019-03-08 2022-02-15 南昌黑鲨科技有限公司 Image display system and display method

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR200157637Y1 (en) * 1996-12-09 1999-10-01 고성욱 Closed circuit tv monitoring apparatus
KR100393408B1 (en) * 2001-03-26 2003-07-31 (주)유스테크놀로지 System for monitoring and recording multi division image
JP2004146959A (en) * 2002-10-23 2004-05-20 Funai Electric Co Ltd Digital supervisory recorder
KR101218360B1 (en) * 2011-03-15 2013-01-03 삼성테크윈 주식회사 Security system and method of controlling thereof
KR102157765B1 (en) * 2013-12-24 2020-09-18 주식회사 케이티 System for analyzing multi-channel image based on extraction of image transition and method thereof

Also Published As

Publication number Publication date
WO2017122845A1 (en) 2017-07-20

Similar Documents

Publication Publication Date Title
US8547453B2 (en) Image processing apparatus and camera system
KR102521406B1 (en) Frame synchronization in a dual-aperture camera system
CN107249107B (en) Video controller and image processing method and device
US20060212612A1 (en) I/O controller, signal processing system, and method of transferring data
KR20170085213A (en) Multi-Channel Ultra High Definition AV Contents Capture and Playback System and Method for Indepentent Operations per Channel
JP2018026676A (en) Multi-camera system, camera, processing method of camera, confirmation device, and processing method of confirmation device
JP2018504794A (en) Separation method and apparatus for relay video and live display video
TWI583178B (en) Capturing multiple video channels for video analytics and encoding
US9070201B2 (en) Image processing apparatus
CN102625086B (en) DDR2 (Double Data Rate 2) storage method and system for high-definition digital matrix
JP2007199815A (en) Memory control device and memory control method
US20100172599A1 (en) Image signal scaler and image signal processor including the same
US20140133781A1 (en) Image processing device and image processing method
US9609215B2 (en) Moving-image recording/reproduction apparatus
KR20180085953A (en) Hardware Device for Inter-Channel Synchronization in Simultaneous Acquisition of Multi-Channel Ultra High Resolution Image Data
US10362216B2 (en) Image pickup apparatus of which display start timing and display quality are selectable, method of controlling the same
CN104025028B (en) video coding in video analysis
JP2017055217A (en) Image processing apparatus and image processing method and imaging device
JP2009171311A (en) Imaging apparatus
US20120144150A1 (en) Data processing apparatus
KR20170025004A (en) Video Processing System and Method for Real-time Ultra High Definition Video Capture and Preview Provision
JP2018182551A (en) Imaging apparatus
US11567882B2 (en) Method and apparatus for delivering multiple commands through virtual burst-mode transmission and initialization of image sensor
KR100367084B1 (en) DMA controller for the high speed image processor at real time
JP2019075724A (en) Video transmission method, video transmission system, and selection device