KR20170038258A - Sensing circuit and databus circuit for eeprom - Google Patents
Sensing circuit and databus circuit for eeprom Download PDFInfo
- Publication number
- KR20170038258A KR20170038258A KR1020150137362A KR20150137362A KR20170038258A KR 20170038258 A KR20170038258 A KR 20170038258A KR 1020150137362 A KR1020150137362 A KR 1020150137362A KR 20150137362 A KR20150137362 A KR 20150137362A KR 20170038258 A KR20170038258 A KR 20170038258A
- Authority
- KR
- South Korea
- Prior art keywords
- sense amplifier
- data bus
- terminal
- voltage
- transistor
- Prior art date
Links
Images
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C16/00—Erasable programmable read-only memories
- G11C16/02—Erasable programmable read-only memories electrically programmable
- G11C16/06—Auxiliary circuits, e.g. for writing into memory
- G11C16/26—Sensing or reading circuits; Data output circuits
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C16/00—Erasable programmable read-only memories
- G11C16/02—Erasable programmable read-only memories electrically programmable
- G11C16/06—Auxiliary circuits, e.g. for writing into memory
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C16/00—Erasable programmable read-only memories
- G11C16/02—Erasable programmable read-only memories electrically programmable
- G11C16/06—Auxiliary circuits, e.g. for writing into memory
- G11C16/26—Sensing or reading circuits; Data output circuits
- G11C16/28—Sensing or reading circuits; Data output circuits using differential sensing or reference cells, e.g. dummy cells
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
- G11C7/06—Sense amplifiers; Associated circuits, e.g. timing or triggering circuits
- G11C7/062—Differential amplifiers of non-latching type, e.g. comparators, long-tailed pairs
Landscapes
- Read Only Memory (AREA)
Abstract
The present invention relates to a technique for improving the performance of a sense amplifier and a data bus applied to an EEPROM for an MCU.
For this purpose, a differential amplifier is used to improve the data sensing speed, a distributed data bus structure is applied to improve the switching speed of the data bus, and the bit line switching speed can be improved in the read data switch circuit.
Description
BACKGROUND OF THE
In general, non-volatile memory intellectual property (NVM IP) is used in SOC (System On Chip) field of smart card, non-contact card, mobile communication, And a nonvolatile memory having characteristics of a write operation and a low power consumption. It is an embedded non-volatile memory for microcontroller unit (MCU) that performs functions such as updating information in real time, storing security data, and storing instruction code. It is composed of OTP (One-Time Programmable) EEPROM memory is used for non-volatile memory of 1Mb or less.
2. Description of the Related Art In recent years, studies have been actively conducted on the lowering of the EEPROM, lower power consumption, and higher speed. An SSTC-type EEPROM cell has been proposed to reduce the size of the EEPROM. A high-voltage P-well (HPW), which has been separated in word units in an EEPROM cell array, It is possible to reduce the area of the EEPROM cell array by sharing the HPW in units of two adjacent words. In order to reduce the stand-by current, a digital sensing DB (Data Bus) sensing circuit and a low-power DC-DC conversion circuit which do not require a reference voltage generating circuit have been proposed as part of the EEPROM power saving. Also, a divided DB type circuit has been proposed for the EEPROM speed up. To test the EEPROM function, a 32-word (512-bit) page buffer circuit was used to reduce the test time. In addition, in order to guarantee the variable voltage of the EEPROM cell, the drain voltage is shifted during the wafer test, and the read mode for reading the EEPROM cell with the external VRD voltage is used. Verify-Read mode) has been proposed.
The main features of the 256 Kb EEPROM IP designed using the conventional 0.18 탆 EEPROM process are shown in the table below. An EEPROM cell having a SSTC (Side-wall Selective Transistor Cell) structure is used as the EEPROM, where the VDD voltage is 1.8V and the temperature range is -40 ° C to 85 ° C. The operation modes of the EEPROM include a page erase, a page buffer load, a page program, a normal read, and a write-verify-read mode. Here, page erase and page program are performed in 32 word units, and page buffer load and read operations are performed in word units.
FIG. 1 is a block diagram of a conventional EEPROM IP. As shown in FIG. 1, an
The
The
The
The
The
The DC-
The address signal A [15: 0], the input data signal DIN [15: 0], and the output signal DIN [15: 0] as the interface signals applied to the EEPROM IP of FIG. 1 as control signals RSTb, PWRDN, RD, ERS, PGM, LOAD and WVRb, And data signal DOUT [15: 0].
FIG. 2 is a circuit diagram of a conventional digital data bus sensing applied to the EEPROM IP. As shown in FIG. 2, a first pull-
The first pull-
The second pull-
The
Since the digital data bus sensing circuit does not require a separate reference voltage, it consumes less power and has a relatively simple circuit configuration, which is advantageous in that it requires a small area.
However, in the conventional digital data bus sensing circuit, since the data sensing method uses V IH (Input High Voltage) and V IL (Input Low Voltage) of the inverter as a method of outputting data in synchronization with a clock signal, Data can be accurately sensed only when the bus voltage rises above V IH or falls below V IL .
The normalized V IL and V IH of the clock inverter in the prior art read data sense amplifier Values are 0.417 and 0.687, respectively. In the case of an EEPROM cell programmed with '0', sensing can be performed only when the normalized data bus voltage falls below 0.417, and sensing is performed at a lower voltage when the sensing margin is considered. In this case, since it takes time until the data bus voltage is sufficiently discharged, there is a problem that it can not be used in an EEPROM requiring a high-speed operation with an access time of 50 ns or less.
A problem to be solved by the present invention is to improve the sensing speed of a data bus using a differential amplifier in an EEPROM for an MCU and to improve the switching speed of the data bus by applying a distributed data bus structure And to improve the bit line switching speed in the read data switch circuit.
According to another aspect of the present invention, there is provided a sensing circuit of an i-ropolumn including a first pull-up transistor unit for precharging a data bus to a power supply voltage in a reading mode of an epromascent cell; A second pull-up transistor unit for preventing a voltage drop due to a leaking phenomenon of a data bus occurring when data programmed from the dipole cell is read; And a differential sense amplifier unit for differentially amplifying and outputting the difference voltage between the voltage of the data bus connected to the dipole cell and the reference voltage.
According to another aspect of the present invention, there is provided a data bus circuit of an I-Pillar, including: an I-PIL cell array; A differential sense amplifier unit including a differential sense amplifier divided into eight for the i-pill cell array; A switch unit for connecting each of a plurality of bit lines divided into eight parts of the i-pill cell array and a plurality of data buses divided into eight parts of the differential sense amplifier part; And an output buffer divided into eight sections between the differential sense amplifier section and the data output terminal.
The present invention improves the sensing speed of the data bus using a differential amplifier, thereby improving the access time.
Further, the present invention has an effect that the access time is shortened by adopting one switch structure without using a switch connected in series to the sense line switch unit in the read data switch circuit.
In addition, the present invention reduces the parasitic capacitance component of the data bus by applying a distributed data bus structure, thereby improving the switching speed.
1 is a block diagram of an EEPROM IP according to the prior art.
2 is a conventional digital data bus sensing circuit diagram applied to EEPROM IP.
3 is a sensing circuit diagram of the i-pill according to an embodiment of the present invention.
FIG. 4 is a block diagram of the data bus circuit of the I-pill according to another embodiment of the present invention.
5 is a circuit diagram of a read data switch included in the switch unit of FIG.
6 is a graph of experimental results for a data bus structure divided into eight and four.
FIG. 7 is a graph of bit line precharging test results according to the switch structure of the bit line switch part.
8A and 8B are graphs showing experimental results on the voltage difference between the sensing voltage of the data bus and the reference voltage.
FIG. 9 is a waveform diagram of an experimental result on an EEPROM IP to which the present invention is applied.
Hereinafter, preferred embodiments of the present invention will be described in detail with reference to the accompanying drawings.
FIG. 3 is a sensing circuit diagram of the eipulm according to an embodiment of the present invention. As shown in FIG. 3, the first pull-
The first pull-
To this end, the first pull-
The second pull-
To this end, the second pull-up transistor unit includes a MOS transistor MP32 whose both terminals are connected to the power supply voltage VDD and the data bus DB, respectively; And a resistor R31 connected between the ground terminal and the MOS transistor MP32. Here, 'MP' means a P-channel MOS transistor (PMOS transistor).
The differential
To this end, the differential sense amplifier unit 330 includes a MOS transistor MP33 to which a sense amplifier enable signal SAEN is applied to a gate connected in parallel between a power supply voltage VDD and a set node SN, A MOS transistor MP34 connected to the node RN; A MOS transistor MP35 having a gate connected in parallel between the power supply voltage VDD and the reset node RN and connected to the set node SN and a MOS transistor MP36 having a gate to which a sense amplifier enable signal SAEN is applied; A MOS transistor MN31 having one terminal connected to the set node SN and a gate connected to the reset node RN; A MOS transistor MN32 having a first terminal connected to the reset node RN and a gate connected to the set node SN; A MOS transistor MN33 whose one terminal is connected to the other terminal of the MOS transistor MN31 and whose gate is connected to the data bus DB; A MOS transistor MN34 having a first terminal connected to the other terminal of the MOS transistor MN32 and a gate connected to the reference voltage VREF_RD; An inverter I32 inverting the sense amplifier enable inversion signal SAENb; And a MOS transistor MN35 whose one terminal is commonly connected to the other terminal of the MOS transistors MN33 and MN34 and whose other terminal is connected to the ground terminal and whose gate is connected to the output terminal of the inverter I32 Respectively. Here, 'MP' means a P-channel MOS transistor (PMOS transistor), and 'MN' means an N-channel MOS transistor (NMOS transistor).
To this end, the
When the sense amplifier enable signal SAEN is supplied at a high level equal to or higher than a certain level, the transistors MP35 and MP36 are turned off thereby causing the set node SN and the reset node RN to be 'high' The read data RD of the
FIG. 4 is a block diagram of a data bus circuit of the I-pill according to another embodiment of the present invention. As shown in FIG. 4, the I-
The differential
A
An
The parasitic capacitor component present in the data bus DB affects the operation speed of the differential
As a result of experiments, it has been found that the parasitic capacitance existing in the differential
According to the experimental results, in the structure in which the differential
In contrast, in the differential
5 is a circuit diagram of a read data switch included in the switch unit of FIG. 4, and includes a bit line
The bit line
When operating in a read mode of EEPROM IP, the bit
Since the high voltage such as VPP (14V) or VPPL (11V) is applied to the bit line BL when operating in the write mode of EEPROM IP, the switching transistor MN54 is a Native HV NMOS transistor Was used. The bit line BL to which a voltage of 1.98V (VDD) is applied when the transistor MN54 is driven with a voltage of VDDP (= 3.15V) because it has a low threshold voltage of about 0.3V due to the characteristics of the native transistor. And the data bus (DB) without loss.
(10 pA / 占 퐉 占 8 占 퐉 占 1024EA) through the transistor MN54 turned off when 14V is applied to the bit line BL in the EEPROM IP erase mode and the data bus DB is precharged to the VDD voltage, Off-leakage current flows.
In order to reduce the off-leakage current, a transistor connected in series to the bit
However, in this case, the ON current flowing through the series-connected transistors is reduced, and the precharging time of the bit line BL is increased. As a result, the voltage of the bit line BL within the required pre- The voltage can not be reached. Due to this phenomenon, when reading the EEPROM cell programmed with '1', stable data sensing becomes impossible due to the voltage drop of the database (DB).
Therefore, in this embodiment, only one transistor MN54 is used in the bit
FIG. 6 shows a data bus (DB) structure divided into 8 parts as shown in FIG. 4 in a simulation condition of VDD = 1.62V, VDDP = 3.0V, Temp. = 85 ° C and a slow model parameter, (DB) of the data bus structure of FIG. Here, the reference voltage is 0.75 VDD and designed to be sensed by the sense amplifier enable inversion signal (SAENb) at 0.5 VDD voltage to secure the DB sensing voltage (? V). The DB dis- charging time of the four separated structures and the eight separated structures of 0.5 VDD voltage are 43.22 ns and 40.01 ns, respectively, which is about 3.21 ns.
FIG. 7 is a graph illustrating a result of removing one transistor out of two transistors connected in series in the bit
FIG. 8 shows simulation results of the voltage difference? V between the sensing voltage V_DB of the data bus and the reference voltage VREF_RD in FIG. FIG. 8A shows the sensing voltage V_DB programmed to '0', and FIG. 8B shows the sensing voltage V_DB programmed to '1'. Here, the delay time of the sense amplifier enable inversion signal SAENb is adjusted so as to obtain a normalized? V value of about 0.2 VDD or more. For the removed EEPROM cell, the minimum ΔV was 0.382V for VDD = 1.62V, VDDP = 3.3V, Temp. = - 40 ° C and SF model parameters, and the normalized value was 0.24 VDD. For a programmed EEPROM cell, the minimum ΔV was 0.388V for VDD = 1.98V, VDDP = 3.0V, Temp. = 25 ° C and the SF model parameter simulation condition, and the normalized value was 0.193.
9 shows simulation results of EEPROM IP according to a critical path method in a reading mode of VDD = 1.62V, VDDP = 3.0V, Temp. = 85 ° C, and SS model parameter conditions. The bit line BL is precharged by the read data enable signal RDEN of the read data signal RD. At this time, the data bus DB is precharged to VDD by the precharge signal PRECHARGE activated in the standby mode. When the precharge signal PRECHARGE is disabled, the word line WL is activated by the XDEC_EN signal and the data of the EEPROM cell is transferred to the data bus DB through the transistor MN54 of the bit
Although the preferred embodiments of the present invention have been described in detail above, it should be understood that the scope of the present invention is not limited thereto. These embodiments are also within the scope of the present invention.
110: a dipole cell array 310: a first pull-up transistor unit
320: second pull-up transistor unit 330: differential sense amplifier unit
410: switch section 420: differential sense amplifier section
430: Output buffer section
Claims (10)
A second pull-up transistor unit for preventing a voltage drop due to a leaking phenomenon of a data bus occurring when data programmed from the dipole cell is read; And
And a differential sense amplifier unit for differentially amplifying and outputting a voltage difference between a voltage of a data bus connected to the i-focus cell and a reference voltage.
A first inverter for inverting and outputting the precharge voltage; And
And a first PMOS transistor having a gate connected to the output terminal of the first inverter and a gate connected to the output terminal of the first inverter.
A second PMOS transistor having both terminals connected to the power supply voltage and the data bus, respectively; And
And a first resistor connected between the ground terminal and the second PMOS transistor.
A D-type flip-flop type differential sense amplifier for differentially amplifying a voltage difference between the voltage of the data bus and the reference voltage; And
And a latch for latching the output voltage of the differential sense amplifier.
A third PMOS transistor to which a sense amplifier enable signal is applied to a gate connected in parallel between the power supply voltage and a set node, and a fourth PMOS transistor having a gate connected to a reset node;
A fifth PMOS transistor having a gate connected in parallel between the power supply voltage and the reset node and connected to the set node, and a sixth PMOS transistor having the gate to which the sense amplifier enable signal is applied;
A first NMOS transistor having one terminal connected to the set node and a gate connected to the reset node;
A second NMOS transistor having one terminal connected to the reset node and a gate connected to the set node;
A third NMOS transistor having one terminal connected to the other terminal of the first NMOS transistor and a gate connected to the data bus;
A fourth NMOS transistor having one terminal connected to the other terminal of the second NMOS transistor and a gate connected to the reference voltage;
A second inverter for inverting the sense amplifier enable inverted signal; And
A fifth NMOS transistor having one terminal commonly connected to the other terminal of the third NMOS transistor and the fourth NMOS transistor, the other terminal connected to the ground terminal, and a gate connected to the output terminal of the second inverter, And a sensing circuit for sensing a current flowing through the sensing circuit.
A first NAND gate and a second NAND gate each having a first terminal connected to a set node and a reset node, and the other terminal connected to an output terminal of the corresponding NAND gate to constitute a latch; And
And a third inverter and a fourth inverter for inverting and outputting the output signals of the first NAND gate and the second NAND gate, respectively.
A differential sense amplifier unit including a differential sense amplifier divided into eight for the i-pill cell array;
A switch unit for connecting each of a plurality of bit lines divided into eight parts of the i-pill cell array and a plurality of data buses divided into eight parts of the differential sense amplifier part; And
And an output buffer section having an output buffer divided into eight sections between the differential sense amplifier section and the data output terminal.
A bit line switching control unit for outputting a switching control signal according to a control signal; And
And a bit line switch unit for controlling an internal switch operation according to the switching control signal to connect the bit line to the data bus.
And one of the MOS transistors connected between the bit line and the data bus.
Further comprising a sense line switch unit for controlling the switching operation of the switch according to an enable signal to connect the sense line to the ground terminal.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1020150137362A KR20170038258A (en) | 2015-09-30 | 2015-09-30 | Sensing circuit and databus circuit for eeprom |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1020150137362A KR20170038258A (en) | 2015-09-30 | 2015-09-30 | Sensing circuit and databus circuit for eeprom |
Publications (1)
Publication Number | Publication Date |
---|---|
KR20170038258A true KR20170038258A (en) | 2017-04-07 |
Family
ID=58583648
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
KR1020150137362A KR20170038258A (en) | 2015-09-30 | 2015-09-30 | Sensing circuit and databus circuit for eeprom |
Country Status (1)
Country | Link |
---|---|
KR (1) | KR20170038258A (en) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR20200002122A (en) * | 2018-06-29 | 2020-01-08 | 창원대학교 산학협력단 | Databus circuit for eeprom |
CN116580730A (en) * | 2023-07-12 | 2023-08-11 | 长鑫存储技术有限公司 | Data transmission circuit and memory |
-
2015
- 2015-09-30 KR KR1020150137362A patent/KR20170038258A/en not_active Application Discontinuation
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR20200002122A (en) * | 2018-06-29 | 2020-01-08 | 창원대학교 산학협력단 | Databus circuit for eeprom |
CN116580730A (en) * | 2023-07-12 | 2023-08-11 | 长鑫存储技术有限公司 | Data transmission circuit and memory |
CN116580730B (en) * | 2023-07-12 | 2023-12-01 | 长鑫存储技术有限公司 | Data transmission circuit and memory |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US8305815B2 (en) | Sense amplifier with fast bitline precharge means | |
KR102408572B1 (en) | Semiconductor memory device | |
JP6012876B2 (en) | Semiconductor device that masks and outputs data stored in twin cells | |
US7369450B2 (en) | Nonvolatile memory having latching sense amplifier and method of operation | |
US8437196B2 (en) | Sense-amplifier circuit for non-volatile memories that operates at low supply voltages | |
US8363499B2 (en) | Self-timed low power sense amplifier | |
KR100680478B1 (en) | Flash memory device with reduced size and control method for accessing the flash memory device | |
TWI673717B (en) | Imroved sense amplifier circuit for reading data in a flash memory cell | |
TWI691971B (en) | Method and apparatus for configuring array columns and rows for accessing flash memory cells | |
CN110574109A (en) | Sense amplifier signal enhancement | |
US8908458B2 (en) | Sense amplifier circuit for nonvolatile memory | |
US10297292B2 (en) | Sense structure based on multiple sense amplifiers with local regulation of a biasing voltage | |
US7738309B2 (en) | Semiconductor memory device having fuse circuits and method of controlling the same | |
US7813198B2 (en) | System and method for reading memory | |
US8693260B2 (en) | Memory array with two-phase bit line precharge | |
US9401192B2 (en) | Ferroelectric memory device and timing circuit to control the boost level of a word line | |
KR20180057811A (en) | Sense Amplifier Driving Device | |
US9997250B2 (en) | Non-volatile memory device with a plurality of cache latches and switches and method for operating non-volatile memory device | |
KR20170038258A (en) | Sensing circuit and databus circuit for eeprom | |
CN104599707A (en) | SRAM with embedded ROM | |
US9479167B2 (en) | Apparatuses and methods for line charge sharing | |
TW512349B (en) | Method and low-power circuits used to generate accurate drain voltage for flash memory core cells in read mode | |
US7142465B2 (en) | Semiconductor memory | |
US7400547B2 (en) | Semiconductor integrated circuit with power-reducing standby state | |
JPH03235297A (en) | Semiconductor integrated circuit |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A201 | Request for examination | ||
E902 | Notification of reason for refusal | ||
E902 | Notification of reason for refusal | ||
E601 | Decision to refuse application |