KR20140119943A - Having electrostatic protecting semiconductor device and electrostatic protecting device - Google Patents
Having electrostatic protecting semiconductor device and electrostatic protecting device Download PDFInfo
- Publication number
- KR20140119943A KR20140119943A KR1020130034605A KR20130034605A KR20140119943A KR 20140119943 A KR20140119943 A KR 20140119943A KR 1020130034605 A KR1020130034605 A KR 1020130034605A KR 20130034605 A KR20130034605 A KR 20130034605A KR 20140119943 A KR20140119943 A KR 20140119943A
- Authority
- KR
- South Korea
- Prior art keywords
- voltage
- circuit
- mos
- trigger
- signal line
- Prior art date
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
- H01L27/0203—Particular design considerations for integrated circuits
- H01L27/0248—Particular design considerations for integrated circuits for electrical or thermal protection, e.g. electrostatic discharge [ESD] protection
- H01L27/0251—Particular design considerations for integrated circuits for electrical or thermal protection, e.g. electrostatic discharge [ESD] protection for MOS devices
- H01L27/0266—Particular design considerations for integrated circuits for electrical or thermal protection, e.g. electrostatic discharge [ESD] protection for MOS devices using field effect transistors as protective elements
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
- H01L27/0203—Particular design considerations for integrated circuits
- H01L27/0248—Particular design considerations for integrated circuits for electrical or thermal protection, e.g. electrostatic discharge [ESD] protection
- H01L27/0251—Particular design considerations for integrated circuits for electrical or thermal protection, e.g. electrostatic discharge [ESD] protection for MOS devices
- H01L27/0288—Particular design considerations for integrated circuits for electrical or thermal protection, e.g. electrostatic discharge [ESD] protection for MOS devices using passive elements as protective elements, e.g. resistors, capacitors, inductors, spark-gaps
Abstract
Description
The present invention relates to a semiconductor element and an antistatic element having an electrostatic protection function.
As the process technology of the MOS device develops, there is a great advantage in terms of the operation speed of the circuit and the manufacturing cost. However, the static resistance of the integrated circuit using the MOS device becomes more and more vulnerable. Development is needed.
BRIEF DESCRIPTION OF THE DRAWINGS Figure 1 is a simplified illustration of an antistatic circuit on an integrated circuit according to the prior art.
A semiconductor device generally comprises a pad (PAD) for supplying a power supply voltage and ground from the outside, and an input / output pad for connecting an input / output signal to an external signal line. In some cases, the semiconductor device may include a plurality of power supply voltage pads and input / output pads. Static electricity can occur on any of the power supply voltage pads, ground pads, or input / output pads on an integrated circuit, and current flows to any other pad. Therefore, in the case of the anti-static device shown in FIG. 1, it is necessary to protect the circuit to be protected against all the combinations of the pad to which the static electricity is inputted and the pad to which the static electricity is discharged from the integrated circuit.
Referring to FIG. 1, when an electrostatic current is inputted, the electrostatic current passes through
2 is a view for explaining an antistatic circuit of the ggNMOS structure according to the prior art.
In FIG. 2, ggNMOS 210 having a gate and a source connected to ground is connected to a plurality of
Referring to the ggNMOS 210, the ggNMOS 210 has a gate and a source connected to the ground, so that when a static operation is not generated in the circuit and a general operation is performed, the gate of the ggNMOS 210 is connected to the ground Therefore, the turn-off state is maintained. In this case, the signal line and the ground are kept disconnected from each other.
When a positive voltage is applied to the signal line and a high voltage is applied to the signal line, the channel is not formed in the
However, if a voltage higher than the second beakdown voltage is applied, the
3 is a view for explaining an antistatic circuit of a gcNMOS structure according to the prior art.
Referring to one
In this connection, Korean Patent Publication No. 2011-0103814 (titled metal-oxide semiconductor field-effect transistor having an antistatic structure) discloses the structure of gcNMOS.
However, it is difficult to satisfy the condition that the
It is an object of some embodiments of the present invention to provide a semiconductor device which protects a circuit to be protected by applying an electrostatic current to a MOS device body through a trigger circuit to activate the MOS device.
It is also an object of some embodiments of the present invention to provide an antistatic device for preventing static electricity by applying an electrostatic current to a MOS device body through a trigger circuit to activate the MOS device.
It is to be understood, however, that the technical scope of the present invention is not limited to the above-described technical problems, and other technical problems may exist.
According to a first aspect of the present invention, there is provided a semiconductor device having an electrostatic protection function, the device comprising: a protection circuit; a plurality of pads for inputting and outputting an electric signal; And a static eliminator for protecting the circuit to be protected when a voltage equal to or higher than a predetermined voltage is applied through the pad, wherein the static eliminator comprises: a parallel connection line between a signal line connecting the pad and the circuit to be protected, And a trigger circuit connected between the signal line and the ground and adjusting an activation condition of the MOS device according to a voltage applied to the signal line, wherein a gate of the MOS device is connected to the ground And the output terminal of the trigger circuit is connected to the body of the plurality of MOS elements, respectively .
According to a second aspect of the present invention, there is provided an antistatic device comprising: a plurality of MOS devices connected in parallel between a signal line and a ground; and a plurality of MOS devices connected between the signal line and the ground, Wherein a gate of the MOS device is connected to the ground, and an output terminal of the trigger circuit is connected to a body of the plurality of MOS devices, respectively.
The semiconductor device, which is one of the problem solving means of the present invention, activates and activates the electrostatic current through the body of the plurality of MOS devices through the trigger circuit, whereby each MOS device is simultaneously activated and only one MOS device is turned on It is possible to effectively protect the circuit to be protected from the electrostatic current.
1 is a view for explaining a conventional antistatic circuit using a diode.
2 is a view for explaining an antistatic circuit of the ggNMOS structure according to the prior art.
3 is a view for explaining an antistatic circuit of a gcNMOS structure according to the prior art.
4 is a view for explaining a semiconductor device having an electrostatic protection function according to an embodiment of the present invention.
5 is a view for explaining an anti-static unit and an anti-static unit according to an embodiment of the present invention.
6 is a diagram for explaining a change in the current voltage of the static electricity by the static electricity prevention part and the static electricity prevention device according to the embodiment of the present invention.
7 is a view for explaining an antistatic portion and an antistatic element according to another embodiment of the present invention.
Hereinafter, embodiments of the present invention will be described in detail with reference to the accompanying drawings so that those skilled in the art can easily carry out the present invention. It should be understood, however, that the present invention may be embodied in many different forms and should not be construed as limited to the embodiments set forth herein. In the drawings, the same reference numbers are used throughout the specification to refer to the same or like parts.
Throughout this specification, when a part is referred to as being "connected" to another part, it is not limited to a case where it is "directly connected" but also includes the case where it is "electrically connected" do.
Throughout this specification, when an element is referred to as "including " an element, it is understood that the element may include other elements as well, without departing from the other elements unless specifically stated otherwise.
The semiconductor device according to an embodiment of the present invention prevents the circuit itself, the internal circuit or the circuit to be protected from damage due to the static electricity generated by the general circuit as shown in FIG.
4 is a view for explaining a semiconductor device having an electrostatic protection function according to an embodiment of the present invention.
Referring to FIG. 4, a semiconductor device having an electrostatic protection function includes a circuit to be protected (internal circuit) 1000 and a plurality of pads (not shown) through which an electric signal is input / output. In addition, the circuit includes an
5 is a view for explaining an anti-static unit and an anti-static unit according to an embodiment of the present invention.
Referring to FIG. 5, the
A plurality of
The
The semiconductor device having an electrostatic protection function according to an embodiment of the present invention may include a plurality of
Here, the activation condition of the
Illustratively, the threshold voltages of the plurality of
6 is a view for explaining current-voltage characteristics of static electricity by the static electricity prevention part and the static electricity prevention device according to the embodiment of the present invention.
Referring to FIG. 6, p1 is the electrostatic voltage and the current state at the time when the static electricity is generated, and p2 is the state where the static electricity is generated and the voltage is increased. At this time, a voltage is accumulated in the
The
In addition to the bcNMOS mode, the
7 is a view for explaining an antistatic portion and an antistatic element according to another embodiment of the present invention.
Although the embodiment of the present invention has been described with reference to the NMOS, the PMOS can be used to form the electrostatic discharge prevention part and the ESD protection element.
7, a static eliminator and an antistatic device according to another embodiment of the present invention includes a plurality of
It will be understood by those of ordinary skill in the art that the foregoing description of the embodiments is for illustrative purposes and that those skilled in the art can easily modify the invention without departing from the spirit or essential characteristics thereof. It is therefore to be understood that the above-described embodiments are illustrative in all aspects and not restrictive. For example, each component described as a single entity may be distributed and implemented, and components described as being distributed may also be implemented in a combined form.
The scope of the present invention is defined by the appended claims rather than the detailed description, and all changes or modifications derived from the meaning and scope of the claims and their equivalents should be construed as being included within the scope of the present invention.
400: Antistatic member, antistatic member
410, 420, 430, 440: bcNMOS
450: Trigger circuit
451: Capacitors
452: Resistance
1000: Internal circuit, protected circuit
2000: Power clamp
Claims (11)
The protected circuit,
A plurality of pads for inputting and outputting electric signals and
And an antistatic unit connected to the circuit to be protected and protecting the circuit to be protected when a voltage higher than a predetermined voltage is applied through the pad,
The electrostatic-
A plurality of MOS devices connected in parallel between a signal line connecting the pad and the circuit to be protected and a ground,
And a trigger circuit connected between the signal line and the ground and adjusting an activation condition of the MOS device in accordance with a voltage applied to the signal line,
A gate of the MOS device is connected to the ground,
And an output terminal of the trigger circuit is connected to a body of the plurality of MOS elements, respectively.
Wherein the trigger circuit has a capacitor and a resistor connected in series between the signal line and the ground.
The trigger circuit includes:
When a voltage higher than a predetermined voltage is applied through the pad,
Accumulating a voltage in the capacitor,
And converting the voltage stored in the capacitor through the resistor to a trigger voltage and outputting the trigger voltage to the output terminal.
Wherein the trigger circuit has an output terminal between the capacitor and the resistor to apply the trigger voltage to the plurality of MOS elements.
The activation condition of the MOS device is,
The body voltage of each of the MOS devices rises by the trigger voltage applied to the body of each MOS device,
Wherein a threshold voltage of the MOS device is lowered as the body voltage rises, so that each of the MOS devices is turned on.
A plurality of MOS devices connected in parallel between the signal line and the ground and
And a trigger circuit connected between the signal line and the ground and adjusting an activation condition of the MOS device in accordance with a voltage applied to the signal line,
A gate of the MOS device is connected to the ground,
And the output terminal of the trigger circuit is connected to the body of the plurality of MOS elements, respectively.
Wherein the signal line connects a plurality of pads through which an electric signal is input / output and a circuit to be protected.
Wherein the trigger circuit comprises a capacitor and a resistor connected in series between the signal line and the ground.
The trigger circuit includes:
When a voltage equal to or higher than a preset voltage is applied,
Accumulating a voltage in the capacitor,
And converting the voltage accumulated in the capacitor through the resistor to a trigger voltage to be output to the output terminal.
Wherein the trigger circuit has the output stage disposed between the capacitor and the resistor to apply the trigger voltage to the plurality of MOS devices.
The activation condition of the MOS device is,
The body voltage of each of the MOS devices rises by the trigger voltage applied to the body of each MOS device,
Wherein the threshold voltage of the MOS device is lowered as the body voltage rises, so that each of the MOS devices is turned on.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1020130034605A KR20140119943A (en) | 2013-03-29 | 2013-03-29 | Having electrostatic protecting semiconductor device and electrostatic protecting device |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1020130034605A KR20140119943A (en) | 2013-03-29 | 2013-03-29 | Having electrostatic protecting semiconductor device and electrostatic protecting device |
Publications (1)
Publication Number | Publication Date |
---|---|
KR20140119943A true KR20140119943A (en) | 2014-10-13 |
Family
ID=51991996
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
KR1020130034605A KR20140119943A (en) | 2013-03-29 | 2013-03-29 | Having electrostatic protecting semiconductor device and electrostatic protecting device |
Country Status (1)
Country | Link |
---|---|
KR (1) | KR20140119943A (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR20170091828A (en) * | 2016-02-01 | 2017-08-10 | 삼성디스플레이 주식회사 | Electrostatic discharging circuit and display device including the same |
-
2013
- 2013-03-29 KR KR1020130034605A patent/KR20140119943A/en not_active Application Discontinuation
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR20170091828A (en) * | 2016-02-01 | 2017-08-10 | 삼성디스플레이 주식회사 | Electrostatic discharging circuit and display device including the same |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7394631B2 (en) | Electrostatic protection circuit | |
US7755870B2 (en) | Semiconductor integrated circuit device | |
KR101870995B1 (en) | Esd protection circuit of semiconductor integrated circuit | |
CN108028251B (en) | Electrostatic discharge protection device and circuit device | |
US20120243133A1 (en) | Electrostatic discharge protection circuit | |
US9451669B2 (en) | CMOS adjustable over voltage ESD and surge protection for LED application | |
US20100254051A1 (en) | Overvoltage Protection Circuits that Inhibit Electrostatic Discharge (ESD) and Electrical Overstress (EOS) Events from Damaging Integrated Circuit Devices | |
US20170012036A1 (en) | Electrostatic Discharge Protection Device Comprising a Silicon Controlled Rectifier | |
US10134725B2 (en) | Electrostatic discharge protection circuit applied in integrated circuit | |
US9545041B2 (en) | I/O device, method for providing ESD protection for an I/O device and ESD protection device for an I/O device | |
US20080080107A1 (en) | ESD protection for integrated circuits with multiple power domains | |
CN103579224A (en) | Esd protection | |
EP2851952B1 (en) | Static current in IO for ultra-low power applications | |
US10897131B2 (en) | Electrostatic discharge protection circuit for bypassing an ESD current | |
KR101272762B1 (en) | An electronic apparatus equipped with esd and eos protection circuit unit | |
US9548609B2 (en) | Driver circuit and impedance adjustment circuit | |
US10014290B2 (en) | Semiconductor integrated circuit | |
KR20170132371A (en) | Semiconductor Integrated Circuit Device Having Circuit For Electrostatic Discharge Protection | |
US7154721B2 (en) | Electrostatic discharge input protection circuit | |
KR20140119943A (en) | Having electrostatic protecting semiconductor device and electrostatic protecting device | |
EP3324439A1 (en) | Electrostatic-discharge protection circuit applied to integrated circuit | |
KR101093623B1 (en) | Excess voltage protection circuit for semiconductor device and excess voltage protection method thereof | |
KR20140119944A (en) | Having electrostatic protecting semiconductor device and electrostatic protecting device | |
JP5819489B2 (en) | Semiconductor device | |
US8797093B2 (en) | Semiconductor integrated circuit having voltage stabilizing circuit |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
WITN | Withdrawal due to no request for examination |