KR20080060371A - Method for measuring surface charge of thin film in semiconductor device - Google Patents

Method for measuring surface charge of thin film in semiconductor device Download PDF

Info

Publication number
KR20080060371A
KR20080060371A KR1020060134346A KR20060134346A KR20080060371A KR 20080060371 A KR20080060371 A KR 20080060371A KR 1020060134346 A KR1020060134346 A KR 1020060134346A KR 20060134346 A KR20060134346 A KR 20060134346A KR 20080060371 A KR20080060371 A KR 20080060371A
Authority
KR
South Korea
Prior art keywords
thin film
film
charge
semiconductor device
measuring
Prior art date
Application number
KR1020060134346A
Other languages
Korean (ko)
Inventor
신기수
Original Assignee
주식회사 하이닉스반도체
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 주식회사 하이닉스반도체 filed Critical 주식회사 하이닉스반도체
Priority to KR1020060134346A priority Critical patent/KR20080060371A/en
Publication of KR20080060371A publication Critical patent/KR20080060371A/en

Links

Images

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L22/00Testing or measuring during manufacture or treatment; Reliability measurements, i.e. testing of parts without further processing to modify the parts as such; Structural arrangements therefor
    • H01L22/10Measuring as part of the manufacturing process
    • H01L22/14Measuring as part of the manufacturing process for electrical parameters, e.g. resistance, deep-levels, CV, diffusions by electrical means

Landscapes

  • Engineering & Computer Science (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Testing Or Measuring Of Semiconductors Or The Like (AREA)

Abstract

A method of measuring thin film surface charges of a semiconductor device is provided to analyze degradation of device characteristic caused by charges generated from plasma, by measuring the charges during an HDP deposition process. A charge shielding layer(111) is formed on a substrate(110). A thin film, a HDP(High Density Plasma) layer, is deposited on the charge shielding layer. A surface electric potential between the substrate and the thin film is measured. The charge shielding layer is formed of one selected from a group consisting of an oxide layer, a nitride layer and an oxide-nitride layer.

Description

반도체 소자의 박막 표면 전하 측정방법{METHOD FOR MEASURING SURFACE CHARGE OF THIN FILM IN SEMICONDUCTOR DEVICE}METHOD FOR MEASURING SURFACE CHARGE OF THIN FILM IN SEMICONDUCTOR DEVICE}

도 1a 내지 도 1c는 종래기술에 따른 박막 표면 전하 측정방법을 도시한 단면도.1A to 1C are cross-sectional views showing a thin film surface charge measurement method according to the prior art.

도 2a 내지 도 2d는 본 발명의 실시예에 따른 박막 표면 전하 측정방법을 도시한 단면도.2A to 2D are cross-sectional views illustrating a method for measuring a thin film surface charge according to an embodiment of the present invention.

〈도면의 주요 부분에 대한 부호의 설명〉<Explanation of symbols for main parts of drawing>

10, 110 : 기판10, 110: substrate

11, 112 : HDP(High Density Plasma)막11, 112: HDP (High Density Plasma) film

20, 130 : 측정장비20, 130: measuring equipment

111 : 전하 차단막111: charge blocking film

본 발명은 반도체 소자의 손상 측정방법에 관한 것으로, 특히 플라즈마(plasma) 장비를 이용한 반도체 소자의 증착공정 중 CVD-HDP(Chemical Vapor Depostion-High Density Plasma) 증착공정시 발생되는 플라즈마 손상을 측정하기 위한 방법에 관한 것이다.BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to a method for measuring damage to semiconductor devices, and in particular, to measure plasma damage generated during a deposition process of CVD-HDP (Chemical Vapor Depostion-High Density Plasma) during the deposition process of semiconductor devices using plasma equipment. It is about a method.

반도체 소자의 제조공정에서는 매립 특성이 우수한 물질로 CVD-HDP막을 사용하고 있다. 그러나, CVD-HDP막은 플라즈마 장비를 사용하기 때문에 공정 과정에서 발생되는 플라즈마에 의해 기판 또는 기판 상에 형성된 구조물층 등이 손상될 수 있다. 이에 따라, HDP막 제조 공정 과정에서 발생되는 전하를 정확히 측정하여 플라즈마에 의한 손상을 분석하는 것은 소자의 특성을 결정하는 중요한 요소로 작용하고 있다. In the semiconductor device manufacturing process, a CVD-HDP film is used as a material having excellent embedding characteristics. However, since the CVD-HDP film uses plasma equipment, the substrate or the structure layer formed on the substrate may be damaged by the plasma generated during the process. Accordingly, analyzing the damage caused by plasma by accurately measuring the charge generated during the HDP film manufacturing process serves as an important factor in determining the characteristics of the device.

도 1a 내지 도 1c는 종래기술에 따른 HDP 제조 공정 후 실시되는 전하 측정방법을 설명하기 위하여 도시한 단면도이다. 1A to 1C are cross-sectional views illustrating a charge measurement method performed after the HDP manufacturing process according to the prior art.

도 1a를 참조하면, 기판(10) 또는 소정의 구조물층이 형성된 기판(10) 상에 HDP막(11)을 증착한다. 이때, HDP막(11) 증착 과정에서 발생하는 표면 전하(surface chrge)는 HDP막(11) 내에 남아있지 않고, 도 1b에 도시된 바와 같이, 기판(10)으로 빠져나간다. 그 이유는 HDP막(11)이 누설(leakage) 특성이 강한 물질이기 때문이다. 이후, 도 1c에 도시된 바와 같이 전하 측정장비(20)를 이용하여 전하를 측정한다. Referring to FIG. 1A, an HDP film 11 is deposited on a substrate 10 or a substrate 10 on which a predetermined structure layer is formed. At this time, the surface chrge generated during the HDP film 11 deposition process does not remain in the HDP film 11, and exits to the substrate 10 as shown in FIG. 1B. The reason is that the HDP film 11 is a material having a strong leakage characteristic. Then, the charge is measured using the charge measuring device 20 as shown in Figure 1c.

그러나, 전하 측정장비(20)를 이용한 전하 측정시 HDP막(11)내의 전하들이 기판(10)으로 빠져나가 거의 존재하지 않기 때문에 접촉 전위차(contact potential difference)를 이용하여 표면 전하를 측정하는 것은 사실상 어렵다. 이에 따라, 플라즈마 손상의 모니터링(monitoring)이 불가능하고, 소자의 페일(failure) 분석이 어려워진다. However, in the charge measurement using the charge measuring device 20, since the charges in the HDP film 11 escape to the substrate 10 and hardly exist, measuring the surface charge by using the contact potential difference is practical. it's difficult. As a result, monitoring of plasma damage is impossible and failure analysis of the device becomes difficult.

따라서, 본 발명은 상기한 종래기술에 따른 문제점을 해결하기 위하여 제안된 것으로서, 플라즈마 장비를 이용한 박막 증착공정시 발생되는 전하를 안정적으로 측정할 수 있는 반도체 소자의 박막 표면 전하 측정방법을 제공하는데 그 목적이 있다. Accordingly, the present invention has been proposed to solve the problems according to the prior art, and provides a thin film surface charge measurement method of a semiconductor device capable of stably measuring the charge generated during the thin film deposition process using plasma equipment. There is a purpose.

상기한 목적을 달성하기 위한 일 측면에 따른 본 발명은, 박막 증착공정시 발생되는 전하를 측정하기 위한 박막 표면 전하 측정방법에 있어서, 기판 상에 전하 차단막을 형성하는 단계와, 상기 전하 차단막 상에 상기 박막을 증착하는 단계와, 상기 기판과 상기 박막 간의 표면 전위차를 측정하는 단계를 포함하는 반도체 소자의 박막 표면 전하 측정방법을 제공한다.According to an aspect of the present invention, there is provided a thin film surface charge measuring method for measuring charges generated during a thin film deposition process, the method comprising: forming a charge blocking film on a substrate; It provides a thin film surface charge measurement method of a semiconductor device comprising the step of depositing the thin film, and measuring the surface potential difference between the substrate and the thin film.

이하, 본 발명이 속하는 기술분야에서 통상의 지식을 가진 자가 본 발명의 기술적 사상을 용이하게 실시할 수 있을 정도로 상세히 설명하기 위하여, 본 발명의 가장 바람직한 실시예를 첨부한 도면을 참조하여 설명한다. 또한 명세서 전체에 걸쳐서 동일한 도면번호(참조번호)로 표시된 부분은 동일한 구성요소들을 나타낸 다. DETAILED DESCRIPTION Hereinafter, exemplary embodiments of the present invention will be described in detail with reference to the accompanying drawings so that those skilled in the art may easily implement the technical idea of the present invention. In addition, parts denoted by the same reference numerals (reference numbers) throughout the specification represent the same components.

실시예Example

도 2a 내지 도 2d는 본 발명의 실시예에 따른 반도체 소자의 박막 표면 전하 측정방법을 설명하기 위하여 도시한 단면도이다. 여기서는 일례로 CVD-HDP막에 대해 설명한다.2A to 2D are cross-sectional views illustrating a method for measuring a thin film surface charge of a semiconductor device according to an embodiment of the present invention. Here, the CVD-HDP film will be described as an example.

먼저, 도 2a에 도시된 바와 같이, 기판(110)-또는, 소정의 구조물층이 형성된 기판- 상부에 조밀한 전하 차단막(111)을 형성한다. 여기서, 전하 차단막(111)은 후속 HDP막(112, 도 2b참조) 증착공정시 발생되는 전하들이 기판(110)으로 빠져 나가는 것을 방지하는 역할을 한다. 이때, 전하 차단막(111)은 산화막(oxide), 질화막(nitride) 또는 산화질화막(oxinitride)으로 형성한다. 예컨대, 산화막의 경우 실리콘산화막(SiO2)으로 PECVD(Plasma Enhanced Chemical Vapor Deposition) 공정을 이용하여 형성하거나, 열 산화공정(thermal oxidation) 공정을 이용하여 형성할 수도 있다. First, as shown in FIG. 2A, a dense charge blocking layer 111 is formed on the substrate 110 or a substrate on which a predetermined structure layer is formed. Here, the charge blocking layer 111 serves to prevent the charges generated during the subsequent HDP film 112 (see FIG. 2B) deposition process from escaping to the substrate 110. In this case, the charge blocking layer 111 may be formed of an oxide, a nitride, or an oxynitride. For example, the oxide film may be formed using a silicon enhanced chemical vapor deposition (PECVD) process using a silicon oxide film (SiO 2 ) or may be formed using a thermal oxidation process.

이어서, 도 2b에 도시된 바와 같이, 전하 차단막(111) 상에 CVD-HDP막(112)을 증착한다. 이 과정에서 플라즈마 불균일(plasma non-uniformity) 및 고온에 의해 전하가 발생되며, 이렇게 발생된 전하는 도 2c와 같이 전하 차단막(111)에 의해 기판(110)으로 빠져나가지 못하고, HDP막(112)의 표면과 그 내부에 트랩(trap)되어 남아있게 된다. Subsequently, as shown in FIG. 2B, a CVD-HDP film 112 is deposited on the charge blocking film 111. In this process, charges are generated by plasma non-uniformity and high temperature, and the generated charges do not escape to the substrate 110 by the charge blocking film 111 as shown in FIG. It remains trapped on and inside the surface.

이어서, 도 2d에 도시된 바와 같이, 전하 측정장비(120)를 이용하여 기 판(110)과 HDP막(112) 간의 표면 전위차를 측정하고, 이를 통해 HDP막(112)이 표면과 내부에 트랩된 전하를 측정하여 플라즈마에 기인하여 전하가 소자의 특성을 열화시키는 현상을 분석할 수 있다. Subsequently, as shown in FIG. 2D, the surface potential difference between the substrate 110 and the HDP film 112 is measured using the charge measuring device 120, through which the HDP film 112 traps the surface and the inside. The charge can be measured to analyze the phenomenon in which the charge deteriorates the characteristics of the device due to the plasma.

상기에서 설명한 바와 같이, 본 발명의 기술 사상은 바람직한 실시예에서 구체적으로 기술되었으나, 상기한 실시예는 그 설명을 위한 것이며 그 제한을 위한 것이 아님을 주의하여야 한다. 또한, 본 발명은 CVD-HDP막에 증착공정시 발생되는 전하 측정에만 한정되는 것은 아니며, 플라즈마 증착장비에서 발생되는 전하를 측정하기 위한 방법에도 적용할 수도 있다. 또한, 본 발명의 기술 분야의 통상의 전문가라면 본 발명의 기술 사상의 범위 내에서 다양한 실시예가 가능함을 이해할 수 있을 것이다. As described above, although the technical spirit of the present invention has been described in detail in the preferred embodiments, it should be noted that the above-described embodiments are for the purpose of description and not of limitation. In addition, the present invention is not limited to the measurement of the charge generated during the deposition process on the CVD-HDP film, it is also applicable to a method for measuring the charge generated in the plasma deposition equipment. In addition, those skilled in the art will understand that various embodiments are possible within the scope of the technical idea of the present invention.

이상에서 설명한 바와 같이, 본 발명에 의하면, HDP막 증착 전에 그 하부에 전하 차단막을 형성하고, 이를 통해 HDP막 증착공정시 발생되는 전하가 하부로 빠져나가는 것을 방지하여 안정적으로 HDP막 증착공정시 발생되는 전하를 측정함으로써 플라즈마에 기인하여 발생되는 전하가 소자의 특성을 열화시키는 현상을 분석할 수 있다. As described above, according to the present invention, a charge blocking film is formed below the HDP film before deposition, thereby preventing the charge generated during the HDP film deposition process from escaping to the bottom, thereby stably generated during the HDP film deposition process. By measuring the charge that is generated, it is possible to analyze the phenomenon in which the charge generated due to the plasma deteriorates the characteristics of the device.

Claims (4)

박막 증착공정시 발생되는 전하를 측정하기 위한 박막 표면 전하 측정방법에 있어서, In the thin film surface charge measurement method for measuring the charge generated during the thin film deposition process, 기판 상에 전하 차단막을 형성하는 단계;Forming a charge blocking film on the substrate; 상기 전하 차단막 상에 상기 박막을 증착하는 단계; 및Depositing the thin film on the charge blocking layer; And 상기 기판과 상기 박막 간의 표면 전위차를 측정하는 단계Measuring a surface potential difference between the substrate and the thin film 를 포함하는 반도체 소자의 박막 표면 전하 측정방법.Thin film surface charge measurement method of a semiconductor device comprising a. 제 1 항에 있어서, The method of claim 1, 상기 박막은 HDP(High Density Plasma)막인 반도체 소자의 박막 표면 전하 측정방법.The thin film is a high density plasma film (HDP) film, the surface charge measurement method of a semiconductor device. 제 1 항에 있어서, The method of claim 1, 상기 전하 차단막은 산화막, 질화막 및 산화질화막 중 어느 하나의 막으로 형성하는 반도체 소자의 박막 표면 전하 측정방법.The charge blocking film is a thin film surface charge measurement method of a semiconductor device formed of any one of an oxide film, a nitride film and an oxynitride film. 제 3 항에 있어서, The method of claim 3, wherein 상기 산화막은 PECVD(Plasma Enhanced Chemical Vapor Depostion) 또는 열 산화공정으로 형성하는 반도체 소자의 박막 표면 전하 측정방법.Wherein the oxide film is a plasma enhanced chemical vapor deposition (PECVD) or a thin film surface charge measurement method of a semiconductor device formed by a thermal oxidation process.
KR1020060134346A 2006-12-27 2006-12-27 Method for measuring surface charge of thin film in semiconductor device KR20080060371A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR1020060134346A KR20080060371A (en) 2006-12-27 2006-12-27 Method for measuring surface charge of thin film in semiconductor device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1020060134346A KR20080060371A (en) 2006-12-27 2006-12-27 Method for measuring surface charge of thin film in semiconductor device

Publications (1)

Publication Number Publication Date
KR20080060371A true KR20080060371A (en) 2008-07-02

Family

ID=39812904

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1020060134346A KR20080060371A (en) 2006-12-27 2006-12-27 Method for measuring surface charge of thin film in semiconductor device

Country Status (1)

Country Link
KR (1) KR20080060371A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN104599961A (en) * 2013-11-01 2015-05-06 上海华虹宏力半导体制造有限公司 Method for reducing silicon oxynitride surface charges

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN104599961A (en) * 2013-11-01 2015-05-06 上海华虹宏力半导体制造有限公司 Method for reducing silicon oxynitride surface charges
CN104599961B (en) * 2013-11-01 2017-10-20 上海华虹宏力半导体制造有限公司 A kind of method for reducing silicon oxynitride film surface charge

Similar Documents

Publication Publication Date Title
US20050263247A1 (en) Plasma processing apparatus and plasma processing method
KR100266428B1 (en) Semiconductor device and method for manufacturing
KR20200143494A (en) A method of providing plasma atomic layer deposition
WO2008047478A1 (en) Method for evaluating semiconductor wafer
KR20200038440A (en) wafer for measuring plasma condition
KR20080060371A (en) Method for measuring surface charge of thin film in semiconductor device
KR101344019B1 (en) Method of implatating ions
KR101030295B1 (en) Field Transistor for Testing Isolation in Semiconductor Device
JP5276926B2 (en) Contact hole side wall resistance measurement method
KR100564625B1 (en) Semiconductor device including trench isolation film and method of fabrication the same
JP3307240B2 (en) How to measure electronic shading damage
JP2010056503A (en) Method for determining performance of injectting device
KR101875837B1 (en) Method for detecting lateral non-uniformity of through silicon via and computer-readerble recording medium storing lateral non-uniformity detecting program
KR20190130864A (en) wafer for measuring plasma condition
US20090032813A1 (en) Test Wafer, Manufacturing Method Thereof and Method for Measuring Plasma Damage
US7709836B2 (en) Detector arrangement, method for the detection of electrical charge carriers and use of an ONO field effect transistor for detection of an electrical charge
JP2016514372A (en) Pinhole evaluation method of dielectric film for metal oxide semiconductor TFT
KR20190130858A (en) wafer for measuring plasma condition
KR20180080930A (en) Method for evaluating quality of thin-film layer and evaluating device
CN100592497C (en) Fabricating method of CMOS image sensor
EP2988123B1 (en) Preventing stray currents in sensors in conductive media
KR102056085B1 (en) wafer for measuring plasma condition
US8759903B1 (en) Method of fabricating total dose hard and thermal neutron hard integrated circuits
KR20090110629A (en) Method for manufacturing reference wafer for contact not open inspection
KR20200038441A (en) wafer for measuring plasma condition

Legal Events

Date Code Title Description
WITN Withdrawal due to no request for examination