KR20060112042A - Thin film transistor array panel and manufacturing method thereof - Google Patents

Abstract

A thin film transistor substrate and a method for manufacturing the same are provided to block the electric field generated between pixel electrodes, thereby preventing crosstalk and the leakage of light, by disposing a light shielding member between the pixel electrodes. Gate lines, data lines, and thin film transistors are formed on a substrate(110). A plurality of color filters(230) are formed over the gate lines, the data lines, and the thin film transistors. A first passivation layer(180q) is formed on the color filters, and has a trench(188) for exposing the color filters. Pixel electrodes(190) are formed on the first passivation layer. A light shielding member(220) is formed in the trench of the first passivation layer.

Description

Thin film transistor array panel and manufacturing method therefor {THIN FILM TRANSISTOR ARRAY PANEL AND MANUFACTURING METHOD THEREOF}

1 is a layout view of a thin film transistor array panel according to an exemplary embodiment of the present invention.

FIG. 2 is a cross-sectional view of a liquid crystal display including the thin film transistor array panel of FIG. 1 taken along lines II-II ', II'-II' ', and II' '-II' '' of FIG. 1.

3 is a layout view at a first stage of a method of manufacturing the thin film transistor array panel shown in FIGS. 1 and 2 according to an embodiment of the present invention;

4 is a cross-sectional view of the thin film transistor array panel of FIG. 3 cut along the lines IV-IV ', IV'-IV' ', and IV' '-IV' ''.

FIG. 5 is a layout view of a thin film transistor array panel in the next step of FIG. 3;

6 is a cross-sectional view of the thin film transistor array panel of FIG. 5 taken along the lines IV-IV ', IV'-IV' ', and IV' '-IV' ''.

FIG. 7 is a layout view of a thin film transistor array panel in the next step of FIG. 5;

FIG. 8 is a cross-sectional view of the thin film transistor array panel of FIG. 7 taken along the lines VIII-VIII ', VIII'-VIII' ', and VIII' '-VIII' ''.

FIG. 9 is a layout view of a thin film transistor array panel in the next step of FIG. 7;

FIG. 10 is a cross-sectional view of the thin film transistor array panel of FIG. 9 cut and pasted along lines X-X ', X'-X' ', and X' '-X' '',

FIG. 11 is a layout view of a thin film transistor array panel in the next step of FIG. 9;

FIG. 12 is a cross-sectional view of the thin film transistor array panel of FIG. 11 cut along the lines XII-XII ', XII'-XII' ', and XII' '-XII' ''.

FIG. 13 is a cross-sectional view taken along line XII-XII ′, XII′-XII ″, and XII ″ -XII ′ ″ of the TFT panel in the next step of FIG. 12.

※ Code explanation about main part of drawing ※

110: insulating substrate 121: gate line

140: gate insulating film 151: semiconductor

161: ohmic contact member 171: data line

180p: Lower passivation layer 180q: Upper passivation layer

190: pixel electrode 220: light blocking member

230: color filter 270: common electrode

The present invention relates to a liquid crystal display device, and more particularly, to a thin film transistor array panel including a color filter and a method of manufacturing the same.

The liquid crystal display is one of the most widely used flat panel display devices. The liquid crystal display includes a field generating electrode for generating an electric field such as a pixel electrode and a common electrode, and a liquid crystal filled in the gap between the display panel and the display panel having a gap. Layer. In such a liquid crystal display, an electric field is formed on the liquid crystal layer by applying a voltage to two field generating electrodes to determine the alignment of liquid crystal molecules and to adjust the polarization of incident light to display an image.

The liquid crystal display includes a plurality of pixels including a field generating electrode and a thin film transistor connected thereto and arranged in a matrix form, and a plurality of signal lines transferring signals thereto. The signal line includes a gate line for transmitting a scan signal and a data line for transmitting a data signal, and each pixel includes a color filter for displaying color in addition to the field generating electrode and the thin film transistor.

The gate line, the data line, the pixel electrode, and the thin film transistor are disposed on one of the two display panels, and this display panel is commonly referred to as a thin film transistor display panel. The other display panel is generally provided with a common electrode and a color filter. The display panel is commonly referred to as a common electrode display panel.

The liquid crystal display also includes a light blocking member that blocks light leakage between the pixel electrodes, and the light blocking member is usually positioned on the common electrode display panel. A plurality of openings are formed in the light blocking member, and when the two display panels are combined, the light blocking members should be aligned so that the openings and the pixel electrodes face each other. Otherwise, the light leakage may cause vertical or horizontal lines on the display device, thereby degrading image quality.

On the other hand, when the alignment error of the two display panels is considered, the width of the light blocking member should be at least a certain extent, and thus the opening may be narrowed, thereby reducing the aperture ratio.

Accordingly, in recent years, a method of forming a light blocking member by overlapping red, green, and blue color filters in a gate line or data line upper region of a thin film transistor array panel has been proposed. It is necessary to correctly match the to fully perform the role of the light shielding member. As a result, the manufacturing process may be complicated.

Accordingly, an object of the present invention is to provide a thin film transistor array panel and a method of manufacturing the same, which can prevent light leakage from a display device and simplify a manufacturing process.

In order to achieve the above technical problem, a thin film transistor array panel and a manufacturing method thereof according to the present invention are formed on a substrate, a gate line formed on the substrate, a data line and a thin film transistor, the gate line, the data line, and the thin film transistor. And a plurality of color filters, a first passivation layer formed on the color filter and having a trench that exposes the color filter, a pixel electrode formed on the first passivation layer, and a light blocking member formed on the trench.

The display device may further include a second passivation layer formed under the color filter.

The light blocking member may include a negative photosensitive organic material.

The boundary between the first passivation layer and the pixel electrode may coincide.

The height of the light blocking member is preferably the same as that of the pixel electrode.

The color filter may overlap on the data line.

Forming a substrate, a gate line, a data line, and a thin film transistor on the substrate;

Forming a color filter on the gate line, the data line and the thin film transistor, forming a first passivation layer on the color filter, forming a pixel electrode on the first passivation layer, and not being covered by the pixel electrode Removing a portion of the first passivation layer to form a trench, and forming a light blocking member in the trench.

The forming of the pixel electrode may include stacking a conductor layer on the first passivation layer, and forming the pixel electrode by etching the conductor layer using a mask.

The light blocking member may be formed using the mask.

The light blocking member may include a negative photoresist organic material.

The method may further include chemical mechanical polishing of the light blocking member to be equal to the height of the pixel electrode.

DETAILED DESCRIPTION Embodiments of the present invention will be described in detail with reference to the accompanying drawings so that those skilled in the art may easily implement the present invention. As those skilled in the art would realize, the described embodiments may be modified in various different ways, all without departing from the spirit or scope of the present invention.

In the drawings, the thickness of layers, films, panels, regions, etc., are exaggerated for clarity. Like parts are designated by like reference numerals throughout the specification. When a part of a layer, film, region, plate, etc. is said to be "on" another part, this includes not only the other part being "right over" but also another part in the middle. On the contrary, when a part is "just above" another part, there is no other part in the middle.

Hereinafter, a thin film transistor array panel and a method of manufacturing the same according to an embodiment of the present invention will be described in detail with reference to the accompanying drawings.

First, a thin film transistor array panel according to an exemplary embodiment of the present invention will be described in detail with reference to FIGS. 1 to 3.

FIG. 1 is a layout view of a thin film transistor array panel according to an exemplary embodiment of the present invention, and FIG. 2 is a II-II ', II'-II' ', and II-II' display panel of FIG. Section cut along the line '' -II '' '.

The liquid crystal display according to the exemplary embodiment of the present invention includes a liquid crystal layer interposed between the thin film transistor array panel 100, the common electrode display panel 200 facing the thin film transistor array panel 100, and the thin film transistor array panel 100 and the common electrode display panel 200. 3) and the like.

In addition, the liquid crystal display according to the present exemplary embodiment is disposed between the polarizers (not shown) attached to the outer surfaces of the thin film transistor array panels 100 and 200, and between the display panels 100 and 200 and the polarizers, and the liquid crystal layer 3. It may include a compensation plate (not shown) for compensating the phase of the light passing through.

In this case, the liquid crystal layer 3 may be aligned in a vertical alignment method or a twisted nematic alignment method, and may have an arrangement symmetrically bent with respect to the center planes of the two substrates 110 and 210. The transmission axes of the polarizing plates may be disposed perpendicular to or parallel to each other.

The common electrode display panel 200 is formed on a substrate 210 made of a transparent insulating material such as glass, a common electrode 270 made of a transparent conductive material such as ITO or IZO, and coated on the substrate 210. The alignment film 21 is included.

Referring to the thin film transistor array panel 100, a plurality of gate lines 121 are formed on an insulating substrate 110 such as transparent glass or plastic.

The gate line 121 transmits a gate signal and mainly extends in a horizontal direction. Each gate line 121 includes a plurality of gate electrodes 124, a plurality of projections 127 protruding downward, and end portions having a large area for connection with another layer or an external driving circuit. The driving circuit may be mounted on a flexible printed circuit film attached to the substrate 110 or directly mounted on the substrate 110. When the driving circuit is integrated in the thin film transistor array panel 100, the gate line 121 may be extended to be connected to the driving circuit.

The gate line 121 may be formed of aluminum-based metal such as aluminum (Al) or aluminum alloy, silver-based metal such as silver (Ag) or silver alloy, copper-based metal such as copper (Cu) or copper alloy, molybdenum (Mo) or molybdenum It may be made of molybdenum-based metals such as alloys, chromium (Cr), tantalum (Ta), and titanium (Ti). However, the gate line 121 may have a multilayer structure including two conductive layers (not shown) having different physical properties. One of the conductive layers is made of a low resistivity metal, for example, an aluminum-based metal, a silver-based metal, or a copper-based metal so as to reduce a signal delay or voltage drop of the gate line 121. The other conductive layer may be made of another material, particularly a material having excellent physical, chemical and electrical contact properties with indium tin oxide (ITO) and indium zinc oxide (IZO), such as molybdenum-based metal, chromium, tantalum, or titanium. . A good example of such a combination is a chromium bottom film, an aluminum (alloy) top film, an aluminum (alloy) bottom film and a molybdenum (alloy) top film. However, the gate line 121 may be made of various other metals and conductors.

The side of the gate line 121 is inclined with respect to the surface of the substrate 110, the inclination angle is preferably about 30 ~ 80 °.

A gate insulating layer 140 made of silicon nitride (SiNx) or silicon oxide (SiOx) is formed on the gate line 121.

A plurality of linear semiconductors 151 made of hydrogenated amorphous silicon (a-Si), polycrystalline silicon, or the like are formed on the gate insulating layer 140. The linear semiconductor 151 extends mainly in the longitudinal direction from which a plurality of projections 154 extend toward the gate electrode 124.

A plurality of linear and island ohmic contacts 161 and 165 made of a material such as hydrogenated amorphous silicon doped with silicide or n-type impurities at a high concentration are formed on the semiconductor 151. The linear ohmic contact 161 has a plurality of protrusions 163, and the protrusion 163 and the island resistive ohmic contact 165 are paired and positioned on the protrusion 154 of the semiconductor 151.

Side surfaces of the semiconductor 151 and the ohmic contacts 161 and 165 are also inclined with respect to the surface of the substrate 110, and the inclination angle is preferably about 30-80 °.

The plurality of data lines 171, the plurality of drain electrodes 175, and the plurality of storage capacitor conductors are formed on the ohmic contacts 161 and 165 and the gate insulating layer 140. 177 is formed.

The data line 171 mainly extends in the vertical direction to cross the gate line 121 and transmit a data voltage. Each data line 171 has a wide end portion for connecting a plurality of source electrodes 173 extending toward the gate electrode 124 with another layer or an external device.

The pair of source electrode 173 and the drain electrode 175 are separated from each other and positioned opposite to each other with respect to the gate electrode 124. The gate electrode 124, the source electrode 173, and the drain electrode 175 form a thin film transistor (TFT) together with the protrusion 154 of the semiconductor 151, and the channel of the thin film transistor is a source. A protrusion 154 is formed between the electrode 173 and the drain electrode 175.

The data line 171, the drain electrode 175, and the conductor 177 for the storage capacitor are preferably made of a refractory metal such as molybdenum, chromium, tantalum, titanium, or an alloy thereof. However, these may also have a multilayer structure including a lower layer such as a refractory metal and a low resistance upper layer disposed thereon. Examples of the multilayer structure include a double layer of chromium or molybdenum (alloy) lower layer and an aluminum (alloy) upper layer, and a triple layer of molybdenum (alloy) lower layer-aluminum (alloy) interlayer-molybdenum (alloy) upper layer. .

Similarly to the gate line 121, the data line 171 and the drain electrode 175 are inclined at an angle of about 30 to 80 ° with respect to the surface of the substrate 110.

The ohmic contacts 161 and 165 exist only between the semiconductor 151 below and the data line 171 and the drain electrode 175 above and serve to lower the contact resistance. The linear semiconductor 151 has a portion exposed between the source electrode 173 and the drain electrode 175 and not covered by the data line 171 and the drain electrode 175. The linear semiconductor 151 also has a width of the linear semiconductor 151 smaller than that of the data line 171 in most places, but as described above, the width of the linear semiconductor 151 is increased to smooth the profile of the surface. Disconnection of the data line 171 can be prevented.

A lower passivation layer 180p made of silicon nitride or silicon oxide is formed on the data line 171, the drain electrode 175, the storage capacitor conductor 177, and the exposed semiconductor 151.

Red, green, and blue color filter bands 230 are formed on the lower passivation layer 180p. Each color filter strip 230 extends in the longitudinal direction. However, instead of the color filter band 230, a rectangular color filter may be formed in an area partitioned by the gate line 121 and the data line 171.

An upper passivation layer 180q formed of an organic material having excellent planarization characteristics is formed on the color filter band 230. The upper passivation layer 180q may have photosensitivity and have a dielectric constant of 4.0 or less, such as a-Si: C: O and a-Si: O: F, which are formed by plasma enhanced chemical vapor deposition (PECVD). It may be made of a low dielectric constant insulating material.

The lower and upper passivation layers 180p and 180q may include a plurality of contact holes exposing at least one end portion 129 of the data line 171, at least a portion of the drain electrode 175, and the conductive capacitor conductor 177. contact holes 182, 185, and 187 are provided. In addition, a plurality of contact holes 181 are formed in the lower and upper passivation layers 180p and 180q and the gate insulating layer 140 to expose end portions of the gate lines 121. The upper passivation layer 180q also includes a trench 188 positioned over the region where the gate line 121, the data line 171, and the thin film transistor are disposed.

On the other hand, the color filter band 230 also has openings 235 and 237 exposing the drain electrode 175 and the conductor 177 for the storage capacitor. The openings 235 and 237 of the color filter 230 are shown in the drawing. 237 is larger than the contact holes 185 and 187 of the protective films 180p and 180q. However, the contact holes 185 and 187 of the upper passivation layer 180q may be larger than the openings 235 and 237, in which case a stepped sidewall is formed.

A plurality of pixel electrodes 190 and a plurality of contact assistants 81 and 82 are formed on the passivation layer 180q. The pixel electrode 190 may be made of at least one of a transparent conductor such as IZO or ITO, or a reflective metal such as aluminum, silver, and an alloy thereof.

 The pixel electrode 190 is physically and electrically connected to the drain electrode 175 and the conductor 177 for the storage capacitor through the openings 235 and 237 and the contact holes 185 and 187, respectively. The data voltage is applied from and transfers the data voltage to the conductor 177.

The pixel electrode 190 to which the data voltage is applied generates a electric field together with the common electrode 270 of the common electrode display panel 200 to which the common voltage is applied, thereby liquid crystal of the liquid crystal layer 3 between the two display panels 100 and 200. Determine the orientation of the molecules.

The pixel electrode 190 and the common electrode 270 form a capacitor (hereinafter, referred to as a "liquid crystal capacitor") to maintain the applied voltage even after the thin film transistor is turned off, and in parallel with the liquid crystal capacitor to enhance the voltage retention capability. Another capacitor connected is called a maintenance capacitor. The storage capacitor is formed by overlapping the pixel electrode 190 and the neighboring gate line 121 (hereinafter, referred to as a shear gate line). The storage capacitor is connected with the gate line 121 to increase the capacitance of the storage capacitor, that is, the storage capacitance. An extended protrusion 127 is provided to increase the overlapped area, while a conductive capacitor conductor 177 connected to the pixel electrode 190 and overlapped with the protrusion 127 is placed under the protective film 180 to provide a distance therebetween. You can get close. Alternatively, a storage capacitor may be formed by overlapping a separate storage electrode line (not shown) and the pixel electrode 190.

The pixel electrode 190 also overlaps the neighboring gate line 121 and the data line 171 to increase the aperture ratio, but may not overlap. The boundary of the pixel electrode 190 coincides with the boundary of the trench 188 of the upper passivation layer 180q.

A plurality of cutouts (not shown) may be formed in the pixel electrode 190 to lie or stand the liquid crystal molecules of the liquid crystal layer 3 in various directions.

In addition, the pixel electrode 190 may be divided into two or more subpixel electrodes (not shown), and these subpixel electrodes may be capacitively coupled through a coupling electrode (not shown) or connected to a separate thin film transistor. have.

The contact auxiliary members 81 and 82 are connected to the end portion 129 of the gate line 121 and the end portion 179 of the data line 171 through the contact holes 181 and 182, respectively. The contact assistants 81 and 82 compensate for and protect the adhesiveness between the ends of the gate line 121 and the data line 171 and the external device.

A light blocking member 220 is formed in the trench 188 of the upper passivation layer 180q. The light blocking member 220 may be made of an opaque metal such as carbon black, iron oxide, chromium (Cr) -iron (Fe) -nickel (Ni) oxide, etc., and the height of the light blocking member 220 is formed on the top surface of the pixel electrode 190. Almost the same height. The light blocking member 220 prevents crosstalk and light leakage between neighboring pixel electrodes 190.

Finally, an alignment layer 11 is formed on the pixel electrode 190, the contact auxiliary members 81 and 82, and the light blocking member 220.

Next, a method of manufacturing the thin film transistor array panel for the liquid crystal display device illustrated in FIGS. 1 and 2 will be described with reference to FIGS. 3 to 13.

3 is a layout view of a first step of a method of manufacturing a thin film transistor array panel according to an exemplary embodiment of the present invention, and FIG. 4 illustrates IV-IV ′, IV′-IV ″, and IV ′ of the thin film transistor array panel of FIG. 3. 5 is a cross-sectional view taken along line '-IV' ', and FIG. 5 is a layout view of a thin film transistor array panel in the next step of FIG. 3, and FIG. 6 is a IV-IV'-IV'- diagram of the thin film transistor array panel of FIG. 7 is a cross-sectional view taken along line IV '' and IV ''-IV '' ', and FIG. 7 is a layout view of a thin film transistor array panel in the next step of FIG. 5, and FIG. 8 is a VIII- FIG. 9 is a cross-sectional view taken along lines VIII ', VIII'-VIII' ', and VIII' '-VIII' '', and FIG. 9 is a layout view of a thin film transistor array panel in the next step of FIG. FIG. 11 is a cross-sectional view of the thin film transistor array panel cut along the lines X-X ', X'-X' ', and X' '-X' ''. 12 is a layout view of a thin film transistor array panel in a next step, and FIG. 12 is a cross-sectional view of the thin film transistor array panel of FIG. 11 taken along lines XII-XII ', XII'-XII' ', and XII' '-XII' ''. FIG. 13 is a cross-sectional view taken along line XII-XII ′, XII′-XII ″, and XII ″ -XII ′ ″ of the TFT panel in the next step of FIG. 12.

First, as shown in FIGS. 3 and 4, the conductive film is laminated on the insulating substrate 110 made of transparent glass by sputtering, and then etched to include a gate electrode 124 and a protrusion 127. The gate line 121 is formed.

Next, as shown in FIGS. 5 and 6, a three-layer film of a gate insulating layer 140, intrinsic amorphous silicon, and an impurity amorphous silicon layer is successively stacked, and an impurity amorphous silicon layer and Photo-etching the intrinsic amorphous silicon layer forms a linear intrinsic semiconductor 151 including a plurality of linear impurity semiconductors 164 and protrusions 154.

7 and 8, a plurality of data lines 171 including the source electrode 173, a plurality of drain electrodes 175, and a plurality of holdings are formed by stacking and patterning a metal film by a sputtering method or the like. The conductor 177 for a capacitor is formed.

The plurality of linear ohmic contacts including the protrusion 163 may be formed by removing portions of the impurity semiconductor 154 that are not covered by the data line 171, the drain electrode 175, and the storage capacitor conductor 177. 161 and the plurality of islands of ohmic contact 165 are completed, while the portion of the intrinsic semiconductor 151 underneath is exposed. In order to stabilize the surface of the portion of the intrinsic semiconductor 151, oxygen plasma is preferably followed.

Next, as shown in FIGS. 9 and 10, the lower passivation layer 180p is formed, and then a plurality of red, green, and blue color filter bands 230 are formed.

The red, green, and blue color filter bands 230 are formed separately for each color and are formed in the order of red, green, and blue, but may be changed in some cases.

In this case, a mask may be manufactured such that the color filter strip 230 has openings 235 and 237 exposing the drain electrode 175 and the conductor 177 for the storage capacitor, and are patterned in a subsequent process. 237 may be formed.

11 and 12, the upper passivation layer 180q is stacked and patterned together with the lower passivation layer 180p and the gate insulating layer 140 to form the plurality of contact holes 181, 182, 185, and 187. Form. The contact holes 181, 182, 185, and 187 expose the end portion 129 of the gate line 121, the end portion 179 of the data line, the drain electrode 175, and the storage capacitor conductor 177, respectively.

Next, a transparent conductive material such as IZO or ITO or the like is deposited on the passivation layer 180q by sputtering or the like. Subsequently, the positive photosensitive film 51 is applied, exposed through a mask 40 and then developed.

The mask 40 includes a transparent substrate 41 and an opaque light shielding layer 42, and the positive photoresist film 51 removes portions exposed to light and leaves portions that are not.

Subsequently, the transparent conductive layer is etched using the photosensitive film 51 as an etch mask to form the plurality of pixel electrodes 190 and the plurality of contact assistants 81 and 82. Thereafter, the upper passivation layer 180q is etched to expose the color filter band 230 and the photoresist layer 51 is removed.

Subsequently, as shown in FIG. 13, the light blocking member 220 is formed by applying an organic film containing black pigment and having negative photosensitivity, and exposing and developing through a mask used when forming the pixel electrode 190. Since the formed light blocking member 220 protrudes upward, a chemical mechanical polishing process is performed to match the height of the pixel electrode 190 with the same.

As described above, when manufacturing a thin film transistor substrate for a liquid crystal display device having a color filter, the pixel electrode and the light blocking member can be formed using one mask, thereby reducing the number of masks, simplifying the manufacturing process, and Cost can be reduced.

In addition, by forming a light blocking member that is a photosensitive organic material between the pixel electrode and the pixel electrode, it is possible to prevent crosstalk by blocking an electric field that may be generated between the pixel electrodes, and completely block leakage of light. Accordingly, the aperture ratio can be improved.

Although the preferred embodiments of the present invention have been described in detail above, the scope of the present invention is not limited thereto, and various modifications and improvements of those skilled in the art using the basic concepts of the present invention defined in the following claims are also provided. It belongs to the scope of rights.

Claims (11)

Board, A gate line, a data line and a thin film transistor formed on the substrate; A plurality of color filters formed on the gate line, the data line, and the thin film transistor; A first passivation layer formed on the color filter and having a trench that exposes the color filter;  A pixel electrode formed on the first passivation layer, and Light blocking member formed in the trench Thin film transistor array panel comprising a. In claim 1, And a second passivation layer formed under the color filter. In claim 1, The light blocking member includes a negative photosensitive organic material. In claim 1, The thin film transistor array panel of which the boundary between the first passivation layer and the pixel electrode is coincident with each other. In claim 1, And the height of the light blocking member is the same as that of the pixel electrode. In claim 1, And the color filter overlaps the data line. Board, Forming a gate line, a data line, and a thin film transistor on the substrate; Forming a color filter on the gate line, the data line, and the thin film transistor; Forming a first passivation layer on the color filter; Forming a pixel electrode on the first passivation layer, Removing the portion of the first passivation layer that is not covered by the pixel electrode to form a trench, and Forming a light blocking member in the trench Method of manufacturing a thin film transistor array panel comprising a. In claim 7, The pixel electrode forming step Stacking a conductor layer on the first passivation layer, and Etching the conductor layer using a mask to form the pixel electrode Method of manufacturing a thin film transistor array panel comprising a. In claim 8, The light blocking member is formed using the mask. In claim 8, The light blocking member includes a negative photoresist organic material. In claim 7, And chemically polishing the light blocking member to be equal to a height of the pixel electrode.

Images