KR20000014569A - Apparatus for converting a voltage level - Google Patents

Apparatus for converting a voltage level Download PDF

Info

Publication number
KR20000014569A
KR20000014569A KR1019980034055A KR19980034055A KR20000014569A KR 20000014569 A KR20000014569 A KR 20000014569A KR 1019980034055 A KR1019980034055 A KR 1019980034055A KR 19980034055 A KR19980034055 A KR 19980034055A KR 20000014569 A KR20000014569 A KR 20000014569A
Authority
KR
South Korea
Prior art keywords
level
voltage level
signal
clock signal
voltage
Prior art date
Application number
KR1019980034055A
Other languages
Korean (ko)
Inventor
홍순양
Original Assignee
윤종용
삼성전자 주식회사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 윤종용, 삼성전자 주식회사 filed Critical 윤종용
Priority to KR1019980034055A priority Critical patent/KR20000014569A/en
Publication of KR20000014569A publication Critical patent/KR20000014569A/en

Links

Classifications

    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/34—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source
    • G09G3/36—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source using liquid crystals
    • G09G3/3611—Control of matrices with row and column drivers
    • G09G3/3696—Generation of voltages supplied to electrode drivers
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2330/00—Aspects of power supply; Aspects of display protection and defect management
    • G09G2330/02—Details of power systems and of start or stop of display operation
    • G09G2330/021—Power management, e.g. power saving
    • H—ELECTRICITY
    • H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
    • H02M—APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
    • H02M3/00—Conversion of dc power input into dc power output
    • H02M3/02—Conversion of dc power input into dc power output without intermediate conversion into ac
    • H02M3/04—Conversion of dc power input into dc power output without intermediate conversion into ac by static converters
    • H02M3/06—Conversion of dc power input into dc power output without intermediate conversion into ac by static converters using resistors or capacitors, e.g. potential divider
    • H02M3/07—Conversion of dc power input into dc power output without intermediate conversion into ac by static converters using resistors or capacitors, e.g. potential divider using capacitors charged and discharged alternately by semiconductor devices with control electrode, e.g. charge pumps

Abstract

PURPOSE: An apparatus for converting a voltage level is provided, which repeatedly performs a charging and a pumping of a capacitor corresponding to a boosting pulse and rises a voltage level. CONSTITUTION: The apparatus for converting a voltage level comprises: a frequency divider (21) for receiving a clock selecting signal and an n number of level converting clock signal, selecting one level converting clock signal among an n number of level converting clock signal, and m-dividing the selected level converting clock signal; a boosting pulse generator (23) for dividing the m-divided level converting clock signal into a certain dividing and generating a boosting pulse; and a charging/pumping device for receiving a reference voltage having a low-voltage level and the boosting pulse and outputting a signal having a voltage level with a k times of the reference voltage. Thereby, it is possible to optimize the consumption current and the liquid crystal capability of a LCD.

Description

전압 레벨 변환 장치Voltage level converter

본 발명은 액정 구동장치에서 사용되는 전압 레벨 변환 장치에 관한 것으로, 특히, 승압펄스에 상응하여 커패시턴스의 챠징 및 펌핑을 반복적으로 수행함으로써 전압 레벨을 상승시키는 전압 레벨 변환 장치에 관한 것이다.BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to a voltage level converting apparatus used in a liquid crystal drive device, and more particularly, to a voltage level converting apparatus for raising a voltage level by repeatedly performing charging and pumping of a capacitance corresponding to a boosted pulse.

이하, 종래의 전압 레벨 변환 장치를 첨부한 도면을 참조하여 다음과 같이 설명한다.Hereinafter, a conventional voltage level converter will be described with reference to the accompanying drawings.

도 1은 종래 기술에의 의한 전압 레벨 변환 장치를 설명하기 위한 개략적인 블록도로서, 주파수 분주기(11), 승압 펄스 발생기(13), 챠징/펌핑부(15)와 제1~제4 커패시턴스(C1~C4)를 포함한다.FIG. 1 is a schematic block diagram illustrating a voltage level converting apparatus according to the prior art, and includes a frequency divider 11, a boost pulse generator 13, a charging / pumping unit 15, and first to fourth capacitances. (C1-C4) is included.

도 1에 도시된 주파수 분주기(11)는 전압 레벨 변환 기능을 수행하기 위해 필요한 레벨변환 클럭신호(VTG_CLK)를 입력하여 이를 분주하고, 분주된 신호를 승압 펄스 발생기(13)로 출력한다. 승압 펄스 발생기(13)는 주파수 분주기(11)에서 발생되는 분주된 레벨변환 클럭신호(VTG_CLK)를 입력하여 다시 소정분주로 분주하고, 이를 전압 레벨을 승압하기 위한 승압 펄스로서 발생하여 챠징/펌핑부(15)로 출력한다. 일반적으로, 레벨변환 클럭신호(VTG_CLK)는 주파수가 높은 시스템 클럭신호를 사용한다. 따라서, 주파수 분주기(11) 및 승압펄스 발생기(13)를 통해 시스템 클럭신호를 분주하고, 분주된 신호를 승압펄스로서 사용한다.The frequency divider 11 shown in FIG. 1 inputs and divides the level conversion clock signal VTG_CLK necessary for performing the voltage level conversion function, and outputs the divided signal to the boost pulse generator 13. The boost pulse generator 13 inputs the divided level converting clock signal VTG_CLK generated in the frequency divider 11 and divides it into a predetermined division, and generates and charges it as a boost pulse for boosting the voltage level. Output to section 15. In general, the level conversion clock signal VTG_CLK uses a system clock signal having a high frequency. Therefore, the system clock signal is divided through the frequency divider 11 and the boost pulse generator 13, and the divided signal is used as the boost pulse.

챠징/펌핑부(15)는 승압 펄스 발생기(13)로부터 승압 펄스를 입력하고, 승압하고자 하는 저전압의 기준전압(VCI)을 입력한다. 즉, 챠징/펌핑부(15)는 승압펄스에 상응하여 제2~제4 커패시턴스(C2~C4)를 승압하고자 하는 기준전압(VCI)로 챠징 및 펌핑을 반복함으로써 출력단자 VOUT으로 승압된 전압레벨을 출력하게 된다. 이때, 출력단자 VOUT으로 출력되는 승압된 전압레벨을 유지하기 위해 출력단자 VOUT과 전원전압(Vdd)사이에 제1 커패시터(C1)를 연결한다.The charging / pumping unit 15 inputs a boost pulse from the boost pulse generator 13 and inputs a reference voltage VCI of a low voltage to be boosted. That is, the charging / pumping unit 15 boosts the voltage level to the output terminal VOUT by repeatedly charging and pumping the second to fourth capacitances C2 to C4 to the reference voltage VCI to boost the voltage corresponding to the boosting pulse. Will print At this time, the first capacitor C1 is connected between the output terminal VOUT and the power supply voltage Vdd to maintain the boosted voltage level output to the output terminal VOUT.

그러나, 종래에는 챠징/펌핑부(15)를 구동하는 승압펄스를 얻기 위해, 주파수 분주기(11)로 입력되는 레벨변환 클럭신호(VTG_CLK)가 하나의 주파수로 고정되어있어 액정 패널의 재질에 따라 상기의 전압 레벨 변환 장치를 폭넓게 적용하는데 한계가 발생하였다. 즉, 액정 구동장치에 이용되는 전압 레벨 변환 장치는 액정 구동장치의 구동능력을 결정하는 데 중요한 역할을 하는데, 종래에는 전압 레벨 변환 장치가 하나의 주파수 특성에만 최적의 소비 전류 및 액정구동능력을 발휘함으로써 다양한 액정 패널마다 요구되는 최적의 소비 전류 및 액정 구동능력을 발휘하지 못하게 되는 문제점이 발생하였다.However, conventionally, in order to obtain a boosting pulse for driving the charging / pumping unit 15, the level conversion clock signal VTG_CLK input to the frequency divider 11 is fixed at one frequency, depending on the material of the liquid crystal panel. Limitations have arisen in the wide application of the above voltage level converter. That is, the voltage level converting device used in the liquid crystal drive device plays an important role in determining the driving capability of the liquid crystal drive device. In the related art, the voltage level converting device exhibits an optimum current consumption and liquid crystal driving ability only in one frequency characteristic. As a result, there is a problem in that the optimum current consumption and liquid crystal driving capability required for various liquid crystal panels cannot be exhibited.

본 발명이 이루고자 하는 기술적 과제는 다양한 특성을 갖는 액정 모듈에 대해서 최적의 구동능력을 발휘할 수 있도록 다양한 주파수에 대응하여 전압 레벨을 변화시킬 수 있는 전압 레벨 변환 장치를 제공하는 데 있다.SUMMARY OF THE INVENTION The present invention has been made in an effort to provide a voltage level converting apparatus capable of changing a voltage level corresponding to various frequencies so as to exhibit an optimal driving capability for a liquid crystal module having various characteristics.

도 1은 종래 기술에의 의한 전압 레벨 변환 장치를 설명하기 위한 개략적인 블록도이다.1 is a schematic block diagram illustrating a voltage level converting apparatus according to the prior art.

도 2는 본 발명에 의한 전압 레벨 변환 장치를 설명하기 위한 개략적인 블록도이다.2 is a schematic block diagram illustrating a voltage level converting apparatus according to the present invention.

상기 과제를 이루기 위해, 본 발명에 의한 전압 레벨 변환 장치는 클럭선택신호, n(여기서, n>0인 정수)개의 레벨변환 클럭신호들을 입력하고, 클럭선택신호에 상응하여 n개의 레벨변환 클럭신호들중 하나의 레벨변환 클럭신호를 선택하고, 선택된 레벨변환 클럭신호를 m(여기서, m>0인 정수)분주하여 출력하는 주파수 분주 수단, 주파수 분주 수단으로부터 출력되는 m분주된 레벨변환 클럭신호를 소정분주로 분주하여 전압 레벨 상승에 필요한 승압 펄스를 발생하는 승압펄스 발생기 및 승압할 저전압 레벨을 갖는 기준 전압과 승압 펄스를 입력하고, 승압 펄스에 상응하여 챠징 및 펌핑을 반복하면서 기준 전압이 k배로 레벨 상승된 전압레벨을 갖는 신호를 출력하는 챠징/펌핑기를 포함하는 것이 바람직하다.In order to achieve the above object, the voltage level converting apparatus according to the present invention inputs a clock selection signal, n level conversion clock signals (where n> 0), and n level conversion clock signals corresponding to the clock selection signal. A frequency division means for selecting one of the level conversion clock signals and dividing the selected level conversion clock signal by an m (here, m > 0) and outputting an m-divided level conversion clock signal output from the frequency division means. Input the boost pulse generator to generate the boost pulse necessary to increase the voltage level by dividing by a predetermined division, and the reference voltage and boost pulse having the low voltage level to be boosted, and repeat the charging and pumping according to the boost pulse, while the reference voltage is k times. It is preferable to include a charging / pumping device for outputting a signal having a leveled up voltage level.

이하, 본 발명에 의한 전압 레벨 변환 장치를 첨부한 도면을 참조하여 다음과 같이 설명한다.Hereinafter, a voltage level converting apparatus according to the present invention will be described with reference to the accompanying drawings.

도 2는 본 발명에 의한 전압 레벨 변환 장치를 설명하기 위한 개략적인 블록도이다. 본 발명에 의한 전압 레벨 변환 장치는 주파수 분주기(21), 승압 펄스 발생기(23), 챠징/펌핑부(25)와 제1~제4 커패시턴스(C1~C4)를 포함한다.2 is a schematic block diagram illustrating a voltage level converting apparatus according to the present invention. The voltage level converting apparatus according to the present invention includes a frequency divider 21, a boost pulse generator 23, a charging / pumping unit 25, and first to fourth capacitances C1 to C4.

도 2에 도시된 주파수 분주기(21)는 도시하지는 않았지만 내부에 멀티플렉서와 분주기를 포함하며, 클럭선택신호(CLK_SEL), n개의 레벨변환 클럭신호들(VTG_CLK1~VTG_CLKn) 및 리셋신호(R)를 입력한다. 주파수 분주기(21)는 멀티플렉서(미도시)에 의해 클럭선택신호(CLK_SEL)에 상응하여 입력된 n개의 레벨변환 클럭신호들(VTG_CLK1~VTG_CLKn)중 하나의 레벨변환 클럭신호(VTG_CLK)를 선택하고 이를 분주기(미도시)를 통해 분주하여 승압 펄스 발생기(23)로 출력한다. 예컨대, 분주기(미도시)는 멀티플렉서(미도시)에 의해 선택된 레벨변환 클럭신호(VTG_CLK)를 분주하기 위해 T-플립플롭을 4개 사용하여 입력된 레벨변환 클럭신호(VTG_CLK)의 4분주된 신호(VTG_CLK/4)를 출력하도록 한다.Although not shown, the frequency divider 21 shown in FIG. 2 includes a multiplexer and a divider therein, and includes a clock select signal CLK_SEL, n level shifted clock signals VTG_CLK1 to VTG_CLKn, and a reset signal R. Enter. The frequency divider 21 selects one of the level shift clock signals VTG_CLK from the n level shift clock signals VTG_CLK1 to VTG_CLKn input by the multiplexer (not shown) corresponding to the clock selection signal CLK_SEL. This is divided through a divider (not shown) and output to the boost pulse generator 23. For example, a divider (not shown) is divided into four divisions of the level shift clock signal VTG_CLK input using four T-flip flops to divide the level shift clock signal VTG_CLK selected by the multiplexer (not shown). Output the signal VTG_CLK / 4.

승압 펄스 발생기(23)는 주파수 분주기(21)에서 발생되는 4분주된 레벨변환 클럭신호(VTG_CLK/4)를 입력하여 전압 레벨을 승압하기에 적합하도록 분주하고, 분주된 신호를 승압 펄스로서 발생하여 챠징/펌핑부(25)로 출력한다. 챠징/펌핑부(25)는 승압 펄스 발생기(23)로부터 승압 펄스를 입력하고, 승압하고자 하는 저전압의 기준전압(VCI)을 입력한다. 챠징/펌핑부(25)는 승압하고자 하는 기준전압(VCI)을 입력하고, 승압펄스가 '고'논리레벨이면 제2~제4 커패시턴스(C2~C4)를 각각 기준전압(VCI)으로 챠징시킨다. 반면, 승압펄스가 '저'논리레벨로 되면 제2~제4 커패시턴스(C2~C4)에서 챠징시킬때와는 반대방향으로 전류패스를 형성시키면서 제2~제4 커패시턴스(C2~C4)를 각각 방전(즉,펌핑)시키면 출력단자 VOUT으로는 기준전압(VCI)이 m배로 승압된 전압이 출력된다.The boosted pulse generator 23 inputs the four-divided level converting clock signal VTG_CLK / 4 generated by the frequency divider 21 so as to be suitable for boosting the voltage level, and generates the divided signal as a boosted pulse. To the charging / pumping unit 25. The charging / pumping unit 25 inputs a boosting pulse from the boosting pulse generator 23 and inputs a reference voltage VCI of a low voltage to be boosted. The charging / pumping unit 25 inputs a reference voltage VCI to be stepped up, and charges the second to fourth capacitances C2 to C4 to the reference voltage VCI when the boosting pulse is at a high logic level. . On the other hand, when the boosting pulse is at the 'low' logic level, the second to fourth capacitances C2 to C4 are formed while forming a current path in the opposite direction as when charging at the second to fourth capacitances C2 to C4. When discharged (i.e., pumped), a voltage of which the reference voltage VCI is boosted by m times is output to the output terminal VOUT.

챠징/펌핑부(25)는 승압 펄스에 의해 제2~제4 커패시터(C2~C4)의 챠징 및 펌핑을 동작을 반복함으로써 출력단자 VOUT으로 기준전압(VCI)이 승압된 전압레벨을 지속적으로 출력하게 되며 이때, 출력단자 VOUT으로 출력되는 승압된 전압레벨을 유지하기 위해 출력단자 VOUT과 전원전압(Vdd)사이에 제1 커패시터(C1)를 연결한다. 여기서, 도 2에 도시된 장치에서 챠징/펌핑을 위한 커패시턴스(C2~C4)를 3개를 사용하였으며, 이로인해 출력단자 VOUT으로 출력되는 신호는 기준전압(VCI)이 4배 승압된 전압레벨을 갖는 신호가 발생된다.The charging / pumping unit 25 continuously outputs the voltage level at which the reference voltage VCI is boosted to the output terminal VOUT by repeating charging and pumping of the second to fourth capacitors C2 to C4 by the boosting pulse. In this case, the first capacitor C1 is connected between the output terminal VOUT and the power supply voltage Vdd to maintain the boosted voltage level output to the output terminal VOUT. Here, in the apparatus shown in FIG. 2, three capacitances C2 to C4 for charging / pumping were used. As a result, a signal output to the output terminal VOUT is a voltage level of which the reference voltage VCI is boosted four times. Signal is generated.

한편, 주파수 분주기(21) 및 승압펄스 발생기(23)로 입력되는 리셋신호(R)는 도 2에 도시된 장치가 전압 레벨 변환 기능을 수행하지 않을 때, 도 2에 도시된 장치를 리셋시키기 위한 신호이다.On the other hand, the reset signal R input to the frequency divider 21 and the boost pulse generator 23 causes the device shown in FIG. 2 to reset when the device shown in FIG. 2 does not perform the voltage level conversion function. It is a signal for.

전술된 바와 같이, 액정 구동장치의 구동능력은 전압 레벨 변환 장치에 의해 상당부분 결정된다. 그러나, 종래에는 전압 레벨 변환 장치가 어떠한 재질 특성을 갖는 액정 패널을 구동할 것인가에 대한 대비없이, 승압펄스 발생에 필요한 레벨변환 클럭신호가 하나의 주파수 특성을 갖는 신호로 고정되었다. 따라서, 다양한 재질을 갖는 액정 패널에 종래의 전압레벨 변환장치가 사용될 때, 소비 전류 및 액정 구동능력이 액정 패널의 재질에 따라 최적화되기가 어려웠다. 반면, 본 발명은 승압펄스 발생에 필요한 레벨변환 클럭신호를 다양하게 사용함으로써, 액정패널의 재질에 따라 최적화된 소비전류 및 액정 구동능력을 이룰수 있게 되었다. 즉, 소비전류는 주파수에 비례하다는 전류특성에 의해 주파수가 높으면 소비전류는 증가함을 알 수 있다. 소비전류가 증가하면 액정 구동능력은 향상되며, 이러한 소비전류와 액정 구동능력의 관계를 고려하여 여러 가지 주파수들중 소비전류와 액정구동능력을 모두 만족시킬 수 있는 최적의 주파수를 선택할 수 있게 되며, 이로인해 최적화된 소비전류 및 액정구동능력을 발휘하는 액정구동장치를 제작할게 된다.As described above, the driving capability of the liquid crystal drive is largely determined by the voltage level converting device. However, conventionally, the level conversion clock signal required for generating a boost pulse is fixed to a signal having one frequency characteristic, without preparing what kind of material characteristic the voltage level converter will drive a liquid crystal panel having. Therefore, when a conventional voltage level converter is used in a liquid crystal panel having various materials, it is difficult to optimize the current consumption and the liquid crystal driving ability according to the material of the liquid crystal panel. On the other hand, the present invention is able to achieve the optimized current consumption and the liquid crystal driving ability according to the material of the liquid crystal panel by using a variety of level conversion clock signal required for generating a boost pulse. That is, it can be seen that the current consumption increases when the frequency is high due to the current characteristic that the current consumption is proportional to the frequency. As the current consumption increases, the liquid crystal driving ability is improved, and considering the relationship between the current consumption and the liquid crystal driving ability, it is possible to select an optimal frequency that can satisfy both the current consumption and the liquid crystal driving ability among the various frequencies. As a result, a liquid crystal drive device having an optimized current consumption and liquid crystal drive capability can be manufactured.

상술한 바와 같이, 본 발명에 의한 전압 레벨 변환 장치는 승압 펄스 발생에 필요한 레벨변환 클럭신호의 주파수를 다양하게 선택할 수 있도록 함으로써, 액정구동장치의 소비전류 및 액정구동능력을 최적화할 수 있는 효과가 있다.As described above, the voltage level converting apparatus according to the present invention has various effects of optimizing the current consumption and the liquid crystal driving capability of the liquid crystal drive by allowing the frequency of the level converting clock signal necessary for generating the boost pulse to be variously selected. have.

Claims (2)

클럭선택신호, n(여기서, n>0인 정수)개의 레벨변환 클럭신호들을 입력하고, 상기 클럭선택신호에 상응하여 상기 n개의 레벨변환 클럭신호들중 하나의 레벨변환 클럭신호를 선택하고, 선택된 상기 레벨변환 클럭신호를 m(여기서, m>0인 정수)분주하여 출력하는 주파수 분주 수단;Inputs a clock selection signal, n (where n> 0 integer) level converted clock signals, selects one level converted clock signal among the n level converted clock signals corresponding to the clock selection signal, and selects Frequency dividing means for dividing and outputting the level conversion clock signal m (where m >0); 상기 주파수 분주수단으로부터 출력되는 m분주된 레벨변환 클럭신호를 소정분주로 분주하여 전압레벨 상승에 필요한 승압펄스를 발생하는 승압펄스발생기; 및A boosting pulse generator for dividing the m-divided level-converted clock signal output from the frequency dividing means into predetermined divisions to generate a boosting pulse necessary for raising the voltage level; And 승압할 저전압 레벨을 갖는 기준 전압과 상기 승압 펄스를 입력하고, 상기 승압 펄스에 상응하여 챠징 및 펌핑을 반복하면서 상기 기준 전압이 k배로 레벨 상승된 전압레벨을 갖는 신호를 출력하는 챠징/펌핑기를 구비하는 것을 특징으로 하는 전압 레벨 변환 장치.A charging / pump is provided that inputs a reference voltage having a low voltage level to be boosted and the boost pulse, and outputs a signal having a voltage level whose level is increased by k times while charging and pumping is repeated corresponding to the boost pulse. Voltage level converting apparatus, characterized in that. 제1항에 있어서, 상기 주파수 분주 수단은The frequency dividing means of claim 1, wherein 상기 클럭 선택신호와 상기 n개의 레벨변환 클럭신호들을 입력하고, 상기 클럭 선택신호에 상응하여 상기 n개의 레벨변환 클럭신호들중 하나를 상기 레벨변환 클럭신호로서 선택하여 출력하는 멀티플렉서; 및A multiplexer for inputting the clock selection signal and the n level shifted clock signals and selecting and outputting one of the n level shifted clock signals as the level shifted clock signal in accordance with the clock selection signal; And 상기 멀티플렉서에서 선택된 상기 레벨변환 클럭신호를 m분주하여 상기 m분주된 레벨변환 클럭신호를 출력하는 분주기를 구비하는 것을 특징으로 하는 전압 레벨 변환 장치.And a divider for dividing the level converted clock signal selected by the multiplexer and outputting the m divided level converted clock signal.
KR1019980034055A 1998-08-21 1998-08-21 Apparatus for converting a voltage level KR20000014569A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR1019980034055A KR20000014569A (en) 1998-08-21 1998-08-21 Apparatus for converting a voltage level

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1019980034055A KR20000014569A (en) 1998-08-21 1998-08-21 Apparatus for converting a voltage level

Publications (1)

Publication Number Publication Date
KR20000014569A true KR20000014569A (en) 2000-03-15

Family

ID=19547927

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019980034055A KR20000014569A (en) 1998-08-21 1998-08-21 Apparatus for converting a voltage level

Country Status (1)

Country Link
KR (1) KR20000014569A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100761842B1 (en) * 2006-04-07 2007-09-28 삼성전자주식회사 Voltage boosting circuit and voltage boosting method which boosts the voltage using the voltage boosting clock with varying frequency

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100761842B1 (en) * 2006-04-07 2007-09-28 삼성전자주식회사 Voltage boosting circuit and voltage boosting method which boosts the voltage using the voltage boosting clock with varying frequency

Similar Documents

Publication Publication Date Title
CN100390853C (en) Efficient liquid crystal display drive voltage generating circuit and its method
US5036229A (en) Low ripple bias voltage generator
CN1716774B (en) Pulse width modulation circuit
US8030976B2 (en) Triangle wave generating circuit
KR20050057189A (en) Modular charge pump architecture
CN106067787B (en) Clock generation circuit applied to charge pump system
JPH03253108A (en) Direct digital synthesizer and signal generation
US8742833B2 (en) Charge pump circuit and method thereof
KR970072709A (en) Frequency multiplication circuit
KR20030081374A (en) Digital frequency multiplier
CN115940631B (en) Low ripple charge pump circuit
KR20100020954A (en) Waveform processing circuit
US4639554A (en) Dual-tone multiple-frequency-signal generating apparatus
CN100574068C (en) Charge pump
CN101015124A (en) PLL frequency synthesizer
US7760119B2 (en) Waveform generator and test apparatus
KR20000014569A (en) Apparatus for converting a voltage level
TW200926194A (en) Charge pump and method for operating the same
US6373343B1 (en) Oscillator and method
CN116545239B (en) Charge pump system, power supply device, memory and electronic equipment
CN211296712U (en) Clock generation circuit, multiphase switching converter and control circuit thereof
US11881768B2 (en) Methods and apparatus for adaptively controlling direct current-direct current converter precision
US7038528B2 (en) High voltage generator incorporated in an integrated circuit
JPH08228132A (en) Multiplier circuit
KR100186311B1 (en) Oscillator circuit

Legal Events

Date Code Title Description
WITN Application deemed withdrawn, e.g. because no request for examination was filed or no examination fee was paid