KR19990009960A - Grayscale processing device of AC plasma display panel - Google Patents
Grayscale processing device of AC plasma display panel Download PDFInfo
- Publication number
- KR19990009960A KR19990009960A KR1019970032553A KR19970032553A KR19990009960A KR 19990009960 A KR19990009960 A KR 19990009960A KR 1019970032553 A KR1019970032553 A KR 1019970032553A KR 19970032553 A KR19970032553 A KR 19970032553A KR 19990009960 A KR19990009960 A KR 19990009960A
- Authority
- KR
- South Korea
- Prior art keywords
- subfield
- signal
- pulse width
- section
- display panel
- Prior art date
Links
Classifications
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
- G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
- G09G3/2007—Display of intermediate tones
- G09G3/2018—Display of intermediate tones by time modulation using two or more time intervals
- G09G3/2022—Display of intermediate tones by time modulation using two or more time intervals using sub-frames
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G2310/00—Command of the display device
- G09G2310/02—Addressing, scanning or driving the display screen or processing steps related thereto
- G09G2310/0264—Details of driving circuits
- G09G2310/027—Details of drivers for data electrodes, the drivers handling digital grey scale data, e.g. use of D/A converters
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
- G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
- G09G3/22—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources
- G09G3/28—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using luminous gas-discharge panels, e.g. plasma panels
- G09G3/288—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using luminous gas-discharge panels, e.g. plasma panels using AC panels
- G09G3/291—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using luminous gas-discharge panels, e.g. plasma panels using AC panels controlling the gas discharge to control a cell condition, e.g. by means of specific pulse shapes
- G09G3/294—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using luminous gas-discharge panels, e.g. plasma panels using AC panels controlling the gas discharge to control a cell condition, e.g. by means of specific pulse shapes for lighting or sustain discharge
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- General Physics & Mathematics (AREA)
- Theoretical Computer Science (AREA)
- Control Of Indicators Other Than Cathode Ray Tubes (AREA)
Abstract
본 발명은 최상위 비트 ∼최하위 비트의 각각에 해당하는 펄스폭을 이용하여 패널구동회로수단을 인에이블시킴으로써 서브 필드구간을 결정하도록 한 교류형 플라즈마 표시패널의 계조 처리장치를 제공하기 위한 것이다.The present invention provides a gradation processing apparatus for an AC plasma display panel in which a subfield section is determined by enabling the panel driving circuit means using a pulse width corresponding to each of the most significant bit to the least significant bit.
이를 위해 본 발명은, 수직동기신호에 동기되어 1프레임을 발광기간이 상호 다른 복수개의 서브 필드로 분주하는 서브 필드 형성부와, 상호 다른 복수의 펄스폭을 기저장하고서 외부로부터의 선택신호에 의해 해당하는 펄스폭신호를 출력하는 펄스폭 메모리부와, 상기 서브 필드 형성부로부터의 복수의 서브 필드 신호를 인가받는 상태에서 상기 펄스폭 메모리부로부터의 펄스폭신호를 인에이블 신호로 하여 각 서브 필드의 유지펄스 수를 결정하는 제어 메모리부 및, 상기 제어 메모리부로부터의 신호에 의해 패널을 구동하는 구동 회로부를 포함하여 구성됨으로써, 구동부 메모리를 간단화시킬 수 있을 뿐만 아니라 새로운 계조 처리구간의 설정방식을 제공하게 된다.To this end, the present invention provides a subfield forming unit for dividing one frame into a plurality of subfields having different emission periods in synchronization with a vertical synchronization signal, and a plurality of pulse widths different from each other in advance to store a plurality of subfields. A pulse width memory unit for outputting a corresponding pulse width signal and each subfield using the pulse width signal from the pulse width memory unit as an enable signal while receiving a plurality of subfield signals from the subfield forming unit; By including a control memory section for determining the number of sustain pulses and a driving circuit section for driving the panel by the signal from the control memory section, not only can the driver section memory be simplified, but also the new gray scale processing section setting method. Will be provided.
Description
본 발명은 교류형 플라즈마 표시패널의 계조 처리장치에 관한 것으로, 보다 상세하게는 각 서브 필드내의 유지 펄스의 수를 결정함에 있어 펄스폭 인에이블 신호를 이용하도록 된 교류형 플라즈마 표시패널의 계조 처리장치에 관한 것이다.BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to a gradation processing device for an AC plasma display panel, and more particularly, to a gradation processing device for an AC plasma display panel in which a pulse width enable signal is used in determining the number of sustain pulses in each subfield. It is about.
일반적으로, 플라즈마 표시패널(Plasma Display Panel)은 기체방전시 생기는 플라즈마로부터 나오는 빛을 이용하여 문자 또는 그래픽을 표시하는 소자로서, 플라즈마를 만들기 위해 외부에서 가해주는 전계 인가 구동방법에 의하여 직류형 또는 교류형으로 구분된다.In general, a plasma display panel is a device that displays characters or graphics by using light emitted from a plasma generated during gas discharge. The plasma display panel is a direct current type or alternating current by an electric field application driving method applied externally to make a plasma. Are divided into types.
이러한 종래의 교류형 플라즈마 표시패널은 프레임내의 각 서브 필드마다 고유의 유지 펄스갯수를 가지고서 계조처리를 행하게 된다.The conventional AC plasma display panel performs gradation processing with a unique number of sustain pulses for each subfield in a frame.
즉, 도 1에 도시된 바와 같이 1프레임내의 각 서브 필드는 고유의 유지 펄스를 갖추고 있는데, 그에 해당하는 구동신호를 최상위 비트(MSB)∼최하위 비트(LSB)로 구분하여 메모리부(10)에 저장해 둔다.That is, as shown in FIG. 1, each subfield in one frame has its own sustain pulse. The corresponding driving signal is divided into the most significant bit MSB to the least significant bit LSB, and is stored in the memory unit 10. FIG. Save it.
여기서, 상기 각 서브 필드별로 존재하는 유지 펄스의 갯수는 도 2에 예시적으로 나타낸 바와 같이 최하위 비트(LSB)에 해당하는 서브 필드(SF 1)의 유지 펄스수는 1개이고, 바로 상위의 비트에 해당하는 서브 필드(SF 2)의 유지 펄스수는 2개이며, 이와 같이 바로 상위의 비트에 해당하는 서브 필드의 유지 펄스수는 바로 하위 비트에 해당하는 서브 필드의 유지 펄스수의 2배가 된다.As shown in FIG. 2, the number of sustain pulses existing for each subfield is one sustain pulse of the subfield SF 1 corresponding to the least significant bit LSB. The number of sustain pulses of the corresponding subfield SF 2 is two, and the number of sustain pulses of the subfield corresponding to the immediately higher bit is twice the number of sustain pulses of the subfield corresponding to the lower bit.
이와 같은 구성에서, 최상위 비트(MSB)가 선택되었을 경우에는 그에 해당하는 메모리부(10)내의 구동신호가 플라즈마 표시패널 구동부(12)로 인가되어 구동펄스의 수를 결정하게 되고, 그 결정된 구동펄스의 수에 의해 플라즈마 표시패널에 대한 계조처리가 행해지게 되는 것이다.In this configuration, when the most significant bit MSB is selected, the driving signal in the memory unit 10 corresponding thereto is applied to the plasma display panel driving unit 12 to determine the number of driving pulses. The gray level processing for the plasma display panel is performed by the number of.
이러한 종래의 교류형 플라즈마 표시패널의 계조 처리방식에 따르면, 1프레임내의 각 서브 필드마다 고유의 유지 펄스를 갖추게 됨에 따라 고정된 계조처리만을 수행할 수 있을 뿐이다.According to the gray scale processing method of the conventional AC plasma display panel, since a unique sustain pulse is provided for each subfield in one frame, only fixed gray scale processing can be performed.
따라서 본 발명은 상기한 사정을 감안하여 이루어진 것으로, 최상위 비트 ∼최하위 비트의 각각에 해당하는 펄스폭을 이용하여 패널구동회로수단을 인에이블시킴으로써 서브 필드구간을 결정하도록 한 교류형 플라즈마 표시패널의 계조 처리장치를 제공함에 그 목적이 있다.Accordingly, the present invention has been made in view of the above circumstances, and the gradation of an AC plasma display panel in which a subfield section is determined by enabling the panel driving circuit means using a pulse width corresponding to each of the most significant bit to the least significant bit. The object is to provide a treatment device.
상기한 목적을 달성하기 위해 본 발명의 바람직한 실시예에 따르면, 수직동기신호에 동기되어 1프레임을 발광기간이 상호 다른 복수개의 서브 필드로 분주하는 서브 필드 형성부와, 상호 다른 복수의 펄스폭을 기저장하고서 외부로부터의 선택신호에 의해 해당하는 펄스폭신호를 출력하는 펄스폭 메모리부와, 상기 서브 필드 형성부로부터의 복수의 서브 필드 신호를 인가받는 상태에서 상기 펄스폭 메모리부로부터의 펄스폭신호를 인에이블 신호로 하여 각 서브 필드의 유지펄스 수를 결정하는 제어 메모리부 및, 이 제어 메모리부로부터의 신호에 의해 패널을 구동하는 구동 회로부를 포함하여 구성된 교류형 플라즈마 표시패널의 계조 처리장치가 제공된다.According to a preferred embodiment of the present invention, a subfield forming unit for dividing one frame into a plurality of subfields having different emission periods in synchronization with a vertical synchronization signal, and a plurality of mutually different pulse widths are provided. A pulse width memory unit for storing the pre-stored pulse width signal by a selection signal from the outside and a plurality of subfield signals from the subfield forming unit, and a pulse width from the pulse width memory unit A gradation processing apparatus for an AC plasma display panel including a control memory section for determining the number of sustain pulses in each subfield by using the signal as an enable signal, and a driving circuit section for driving the panel by a signal from the control memory section. Is provided.
도 1은 일반적인 교류형 플라즈마 표시패널의 계조 처리방식을 설명하기 위해 채용된 도면,1 is a view adopted to explain a gradation processing method of a general AC plasma display panel;
도 2는 도 1에 도시된 각 서브 필드마다의 유지펄스의 수를 나타낸 도면,FIG. 2 is a diagram showing the number of sustain pulses for each subfield shown in FIG. 1;
도 3은 본 발명의 실시예에 따른 교류형 플라즈마 표시패널의 계조 처리장치의 블럭구성도,3 is a block diagram of a gradation processing device of an AC plasma display panel according to an embodiment of the present invention;
도 4는 도 3에 도시된 인에이블 신호의 일예를 나타낸 파형도이다.4 is a waveform diagram illustrating an example of an enable signal illustrated in FIG. 3.
도면의 주요부분에 대한 부호의 설명Explanation of symbols for main parts of the drawings
10 : 메모리부 12 : 플라즈마 표시패널(PDP) 구동부10 memory unit 12 plasma display panel (PDP) driving unit
14 : 서브 필드 형성부 16 : 펄스폭 메모리부14 subfield forming unit 16 pulse width memory unit
18 : 제어 메모리부 20 : 구동 회로부18: control memory 20: drive circuit
22 : 패널22: panel
이하, 본 발명의 실시예에 대해 첨부된 도면을 참조하여 보다 상세히 설명한다.Hereinafter, embodiments of the present invention will be described in detail with reference to the accompanying drawings.
도 3은 본 발명의 실시예에 따른 교류형 플라즈마 표시패널의 계조 처리장치의 블럭구성도로서, 서브 필드 형성부(14)는 외부로부터 인가되는 수직동기신호(Vsync)에 동기되어 1프레임을 발광기간이 상호 다른 복수개의 서브 필드로 분주한다.3 is a block diagram of a gray scale processing apparatus of an AC plasma display panel according to an exemplary embodiment of the present invention, wherein the subfield forming unit 14 emits one frame in synchronization with a vertical synchronization signal Vsync applied from the outside. The period is divided into a plurality of subfields having different periods.
펄스폭 메모리부(16)는 상호 다른 복수의 펄스폭(즉, 어드레스구간은 동일 펄스폭을 유지하지만 유지구간은 상호 다른 펄스폭을 유지함 : 도 4 참조)을 기저장하고서 외부로부터의 선택신호에 의해 해당하는 펄스폭신호를 출력한다.The pulse width memory unit 16 stores a plurality of pulse widths different from each other (that is, the address section maintains the same pulse width but the sustain period maintains different pulse widths: see FIG. 4), and stores them in a selection signal from the outside. Outputs the corresponding pulse width signal.
제어 메모리부(18)는 상기 서브 필드 형성부(14)로부터의 복수의 서브 필드 신호를 인가받는 상태에서 상기 펄스폭 메모리부(16)로부터의 펄스폭신호를 인에이블 신호로 하여 각 서브 필드의 유지펄스 수를 결정한다. 여기서, 상기 제어 메모리부(18)로 인가된 상기 인에이블 신호는 펄스폭 변조된 신호이다.The control memory unit 18 uses the pulse width signal from the pulse width memory unit 16 as an enable signal while receiving a plurality of subfield signals from the subfield forming unit 14. Determine the number of sustain pulses. Here, the enable signal applied to the control memory 18 is a pulse width modulated signal.
구동 회로부(20)는 상기 제어 메모리부(18)로부터의 신호에 의해 패널(22)을 구동하게 된다.The driving circuit unit 20 drives the panel 22 by the signal from the control memory unit 18.
이어, 상기와 같이 구성된 본 발명의 실시예에 따른 교류형 플라즈마 표시패널의 계조 처리장치의 동작에 대해 설명하면 다음과 같다.Next, the operation of the gradation processing apparatus of the AC plasma display panel according to the embodiment of the present invention configured as described above will be described.
먼저, 상기 서브 필드 형성부(14)에서 출력되는 복수개(예컨대, 8개 정도)의 서브 필드 신호는 제어 메모리부(18)로 인가되는데, 이때 외부에서 선택신호가 펄스폭 메모리부(16)로 인가되어 그에 해당하는 펄스폭신호가 인에이블신호로서 제어 메모리부(18)로 인가된다.First, a plurality of subfield signals output from the subfield forming unit 14 (eg, about 8) are applied to the control memory unit 18, where a selection signal is externally supplied to the pulse width memory unit 16. The pulse width signal corresponding thereto is applied to the control memory unit 18 as an enable signal.
따라서, 상기 제어 메모리부(18)는 현재 입력된 각 서브 필드의 신호에 대한 유지펄스 수를 결정하여 구동 회로부(20)로 인가하게 되고, 그 구동 회로부(20)에서는 현재 입력된 각 서브 필드의 신호(즉, 계조처리된 신호임)를 기초로 패널(22)을 구동시키게 된다.Accordingly, the control memory unit 18 determines the number of sustain pulses for the signal of each subfield currently input to the driving circuit unit 20, and the driving circuit unit 20 determines the number of sustain pulses. The panel 22 is driven based on the signal (that is, the grayscale signal).
이상 설명한 바와 같은 본 발명에 의하면, 표시패널 구동수단에 입력되는 신호를 최상위 비트∼ 최하위 비트로 나누어 저장하지 않고 일정 구간의 신호를 연속적으로 출력함으로써, 구동부 메모리를 간단화시킬 수 있을 뿐만 아니라 새로운 계조 처리구간의 설정방식을 제공하게 된다.According to the present invention as described above, by outputting a signal of a predetermined period continuously without dividing and storing the signal input to the display panel driving means into the most significant bit to the least significant bit, not only can the driver memory be simplified, but also new gradation processing. It provides a way of setting the section.
Claims (1)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| KR1019970032553A KR100260255B1 (en) | 1997-07-14 | 1997-07-14 | Apparatus for processing the gray scale of an alternating current type plasma display panel |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| KR1019970032553A KR100260255B1 (en) | 1997-07-14 | 1997-07-14 | Apparatus for processing the gray scale of an alternating current type plasma display panel |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| KR19990009960A true KR19990009960A (en) | 1999-02-05 |
| KR100260255B1 KR100260255B1 (en) | 2000-07-01 |
Family
ID=19514330
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| KR1019970032553A KR100260255B1 (en) | 1997-07-14 | 1997-07-14 | Apparatus for processing the gray scale of an alternating current type plasma display panel |
Country Status (1)
| Country | Link |
|---|---|
| KR (1) | KR100260255B1 (en) |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| KR100432670B1 (en) * | 2001-09-10 | 2004-05-22 | 삼성에스디아이 주식회사 | Apparatus for driving of plasma display panel and method thereof |
| US7434589B2 (en) | 2003-06-12 | 2008-10-14 | Samsung Electronics Co., Ltd. | Wafer cleaning apparatus with anticipating malfunction of pump |
-
1997
- 1997-07-14 KR KR1019970032553A patent/KR100260255B1/en not_active IP Right Cessation
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| KR100432670B1 (en) * | 2001-09-10 | 2004-05-22 | 삼성에스디아이 주식회사 | Apparatus for driving of plasma display panel and method thereof |
| US7434589B2 (en) | 2003-06-12 | 2008-10-14 | Samsung Electronics Co., Ltd. | Wafer cleaning apparatus with anticipating malfunction of pump |
Also Published As
| Publication number | Publication date |
|---|---|
| KR100260255B1 (en) | 2000-07-01 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP2962253B2 (en) | Plasma display device | |
| KR910017352A (en) | Gradation display method and display device | |
| KR20020062802A (en) | Method of driving display apparatus and plasma display apparatus | |
| KR100286823B1 (en) | Plasma Display Panel Driving Method | |
| JP2006146159A (en) | Plasma display device and driving method thereof | |
| JP2000020004A (en) | Picture display device | |
| KR100319098B1 (en) | Method and Apparatus for driving a plasma display panel with a function of automatic power control | |
| JP2003029698A (en) | Display controller and display device | |
| JPH10207427A (en) | Driving method for plasma display panel display device and driving control device | |
| KR100260255B1 (en) | Apparatus for processing the gray scale of an alternating current type plasma display panel | |
| JPH07248744A (en) | Method of driving plasma display | |
| US20040145543A1 (en) | Display driving unit for method of displaying pixels and image display apparatus comprising such a display driving unit | |
| KR100524311B1 (en) | Method and apparatus for driving plasma display panel | |
| JP2002140031A (en) | Driving device for display device, and display device | |
| JP3365614B2 (en) | Plasma display panel display device and driving method thereof | |
| KR100556303B1 (en) | Plasma Display Panel Driving Method | |
| JP3266142B2 (en) | Plasma display device | |
| JPH09305141A (en) | Driving device of plasma display panel | |
| JP2001249640A (en) | Driving method for plasma display panel | |
| KR100647678B1 (en) | Apparatus of driving plasma display panel | |
| KR100293525B1 (en) | Method For Driving Plasma Display Panel Of High Frequency And Apparatus Thereof | |
| JPH11288240A (en) | Method and circuit for driving display device | |
| KR100596238B1 (en) | Driving Method of Plasma Display Panel and Driving Apparatus Thereof | |
| KR100517862B1 (en) | Driving Method of Plasma Display Panel | |
| KR100297987B1 (en) | Driver device of plasma display panel |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| A201 | Request for examination | ||
| E701 | Decision to grant or registration of patent right | ||
| GRNT | Written decision to grant | ||
| FPAY | Annual fee payment |
Payment date: 20130327 Year of fee payment: 14 |
|
| FPAY | Annual fee payment |
Payment date: 20140317 Year of fee payment: 15 |
|
| LAPS | Lapse due to unpaid annual fee |