KR102350539B1 - 메모리 시스템에서 페이지 이송 오버헤드를 감소시키기 위한 메커니즘 - Google Patents

메모리 시스템에서 페이지 이송 오버헤드를 감소시키기 위한 메커니즘 Download PDF

Info

Publication number
KR102350539B1
KR102350539B1 KR1020197038242A KR20197038242A KR102350539B1 KR 102350539 B1 KR102350539 B1 KR 102350539B1 KR 1020197038242 A KR1020197038242 A KR 1020197038242A KR 20197038242 A KR20197038242 A KR 20197038242A KR 102350539 B1 KR102350539 B1 KR 102350539B1
Authority
KR
South Korea
Prior art keywords
memory
pages
buffer
page
latency
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
KR1020197038242A
Other languages
English (en)
Korean (ko)
Other versions
KR20200010504A (ko
Inventor
야수코 에케르트
티루벤가담 바이자야라가반
가브리엘 에이치. 로
Original Assignee
어드밴스드 마이크로 디바이시즈, 인코포레이티드
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 어드밴스드 마이크로 디바이시즈, 인코포레이티드 filed Critical 어드밴스드 마이크로 디바이시즈, 인코포레이티드
Publication of KR20200010504A publication Critical patent/KR20200010504A/ko
Application granted granted Critical
Publication of KR102350539B1 publication Critical patent/KR102350539B1/ko
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/10—Address translation
    • G06F12/1027—Address translation using associative or pseudo-associative address translation means, e.g. translation look-aside buffer [TLB]
    • G06F12/1036—Address translation using associative or pseudo-associative address translation means, e.g. translation look-aside buffer [TLB] for multiple virtual address spaces, e.g. segmentation
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/10—Address translation
    • G06F12/1009—Address translation using page tables, e.g. page table structures
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/10—Address translation
    • G06F12/1027—Address translation using associative or pseudo-associative address translation means, e.g. translation look-aside buffer [TLB]
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F2212/00—Indexing scheme relating to accessing, addressing or allocation within memory systems or architectures
    • G06F2212/10—Providing a specific technical effect
    • G06F2212/1016—Performance improvement
    • G06F2212/1024—Latency reduction
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F2212/00—Indexing scheme relating to accessing, addressing or allocation within memory systems or architectures
    • G06F2212/68—Details of translation look-aside buffer [TLB]
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F2212/00—Indexing scheme relating to accessing, addressing or allocation within memory systems or architectures
    • G06F2212/68—Details of translation look-aside buffer [TLB]
    • G06F2212/682—Multiprocessor TLB consistency

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
  • Memory System (AREA)
KR1020197038242A 2017-06-19 2018-06-14 메모리 시스템에서 페이지 이송 오버헤드를 감소시키기 위한 메커니즘 Active KR102350539B1 (ko)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US15/626,623 2017-06-19
US15/626,623 US10339067B2 (en) 2017-06-19 2017-06-19 Mechanism for reducing page migration overhead in memory systems
PCT/US2018/037460 WO2018236657A1 (en) 2017-06-19 2018-06-14 Mechanism for reducing page migration overhead in memory systems

Publications (2)

Publication Number Publication Date
KR20200010504A KR20200010504A (ko) 2020-01-30
KR102350539B1 true KR102350539B1 (ko) 2022-01-14

Family

ID=64658092

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1020197038242A Active KR102350539B1 (ko) 2017-06-19 2018-06-14 메모리 시스템에서 페이지 이송 오버헤드를 감소시키기 위한 메커니즘

Country Status (6)

Country Link
US (1) US10339067B2 (https=)
EP (1) EP3642722B1 (https=)
JP (1) JP6928123B2 (https=)
KR (1) KR102350539B1 (https=)
CN (1) CN110730956B (https=)
WO (1) WO2018236657A1 (https=)

Families Citing this family (24)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US10263858B2 (en) * 2017-02-07 2019-04-16 Microsoft Technology Licensing, Llc Environment simulator for user percentile
US10489877B2 (en) * 2017-04-24 2019-11-26 Intel Corporation Compute optimization mechanism
US10726514B2 (en) 2017-04-28 2020-07-28 Intel Corporation Compute optimizations for low precision machine learning operations
US11275600B2 (en) * 2017-11-14 2022-03-15 TidalScale, Inc. Virtualized I/O
US10860244B2 (en) * 2017-12-26 2020-12-08 Intel Corporation Method and apparatus for multi-level memory early page demotion
CN109032510B (zh) * 2018-06-29 2021-07-09 山石网科通信技术股份有限公司 基于分布式结构的处理数据的方法和装置
US11074189B2 (en) * 2019-06-20 2021-07-27 International Business Machines Corporation FlatFlash system for byte granularity accessibility of memory in a unified memory-storage hierarchy
US11494311B2 (en) 2019-09-17 2022-11-08 Micron Technology, Inc. Page table hooks to memory types
US10963396B1 (en) 2019-09-17 2021-03-30 Micron Technology, Inc. Memory system for binding data to a memory namespace
US11269780B2 (en) * 2019-09-17 2022-03-08 Micron Technology, Inc. Mapping non-typed memory access to typed memory access
US11620233B1 (en) * 2019-09-30 2023-04-04 Amazon Technologies, Inc. Memory data migration hardware
US20210157647A1 (en) * 2019-11-25 2021-05-27 Alibaba Group Holding Limited Numa system and method of migrating pages in the system
US12253961B2 (en) * 2019-12-27 2025-03-18 Advanced Micro Devices, Inc. Staging memory access requests
US11698859B2 (en) * 2019-12-27 2023-07-11 Sk Hynix Nand Product Solutions Corp. Direct map memory extension for storage class memory
CN114064519B (zh) * 2020-08-03 2024-10-18 美光科技公司 高速缓存的元数据管理
US12130754B2 (en) * 2020-08-17 2024-10-29 Intel Corporation Adaptive routing for pooled and tiered data architectures
KR20220051546A (ko) 2020-10-19 2022-04-26 삼성전자주식회사 전자장치 및 그 제어방법
US12314178B2 (en) * 2020-12-26 2025-05-27 Intel Corporation Management of distributed shared memory
US12124865B2 (en) * 2021-03-31 2024-10-22 Advanced Micro Devices, Inc. System and method for providing page migration
US11789649B2 (en) 2021-04-22 2023-10-17 Nvidia Corporation Combined on-package and off-package memory system
CN118715510A (zh) * 2022-02-23 2024-09-27 华为技术有限公司 使用驱动的内存映射
US12131033B2 (en) * 2023-02-01 2024-10-29 Dell Products L.P. Extending flash media endurance
WO2024190078A1 (ja) * 2023-03-15 2024-09-19 ソニーグループ株式会社 メモリコントローラ、記憶装置およびコンピュータシステム
US12259858B1 (en) * 2023-12-28 2025-03-25 Jpmorgan Chase Bank, N.A. Method and system for migrating database content onto new database infrastructure

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20120047312A1 (en) 2010-08-17 2012-02-23 Microsoft Corporation Virtual machine memory management in systems with asymmetric memory
US20170147227A1 (en) 2014-09-16 2017-05-25 Kove Ip, Llc External memory for virtualization

Family Cites Families (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7222117B1 (en) * 2003-11-14 2007-05-22 Advent Software, Inc. Segmented global area database
US7281116B2 (en) * 2004-07-30 2007-10-09 Hewlett-Packard Development Company, L.P. Multiprocessor system having plural memory locations for respectively storing TLB-shootdown data for plural processor nodes
US7386669B2 (en) * 2005-03-31 2008-06-10 International Business Machines Corporation System and method of improving task switching and page translation performance utilizing a multilevel translation lookaside buffer
US20070226795A1 (en) * 2006-02-09 2007-09-27 Texas Instruments Incorporated Virtual cores and hardware-supported hypervisor integrated circuits, systems, methods and processes of manufacture
EP1870813B1 (en) * 2006-06-19 2013-01-30 Texas Instruments France Page processing circuits, devices, methods and systems for secure demand paging and other operations
US20080127182A1 (en) * 2006-11-29 2008-05-29 Newport William T Managing Memory Pages During Virtual Machine Migration
US8402215B2 (en) 2009-10-15 2013-03-19 Hitachi, Ltd. Storage system, storage apparatus, and optimization method of storage areas of storage system having page migration
US9053064B2 (en) 2012-12-10 2015-06-09 Vmware, Inc. Method for saving virtual machine state to a checkpoint file
KR101785301B1 (ko) 2013-09-27 2017-11-15 인텔 코포레이션 디바이스들 간의 메모리 리소스를 구성하기 위한 장치, 방법 및 저장 매체
US9959205B2 (en) * 2015-05-13 2018-05-01 Wisconsin Alumni Research Foundation Shared row buffer system for asymmetric memory
US20170109043A1 (en) * 2015-10-16 2017-04-20 SK Hynix Inc. Memory system
JP2017138852A (ja) * 2016-02-04 2017-08-10 株式会社東芝 情報処理装置、記憶装置およびプログラム
JP2017138853A (ja) * 2016-02-04 2017-08-10 株式会社東芝 情報処理装置およびプログラム

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20120047312A1 (en) 2010-08-17 2012-02-23 Microsoft Corporation Virtual machine memory management in systems with asymmetric memory
US20170147227A1 (en) 2014-09-16 2017-05-25 Kove Ip, Llc External memory for virtualization

Also Published As

Publication number Publication date
WO2018236657A1 (en) 2018-12-27
EP3642722A4 (en) 2021-03-24
US20180365167A1 (en) 2018-12-20
EP3642722B1 (en) 2023-08-16
JP6928123B2 (ja) 2021-09-01
CN110730956B (zh) 2024-01-09
EP3642722A1 (en) 2020-04-29
KR20200010504A (ko) 2020-01-30
US10339067B2 (en) 2019-07-02
CN110730956A (zh) 2020-01-24
JP2020524339A (ja) 2020-08-13

Similar Documents

Publication Publication Date Title
KR102350539B1 (ko) 메모리 시스템에서 페이지 이송 오버헤드를 감소시키기 위한 메커니즘
US20230325320A1 (en) Method and apparatus for controlling cache line storage in cache memory
EP3408748B1 (en) Adaptive value range profiling for enhanced system performance
US9405703B2 (en) Translation lookaside buffer
US8868843B2 (en) Hardware filter for tracking block presence in large caches
US20140337600A1 (en) Providing metadata in a translation lookaside buffer (tlb)
US10067709B2 (en) Page migration acceleration using a two-level bloom filter on high bandwidth memory systems
JP7242170B2 (ja) メモリープールを有するコンピューティングシステムのためのメモリー分割
KR20140098199A (ko) 물리적 로우에 함께 저장된 태그 및 데이터를 구비한 dram 캐시
US20140181461A1 (en) Reporting access and dirty pages
JP7228528B2 (ja) サイレントアクティブページ移行障害
US20170083444A1 (en) Configuring fast memory as cache for slow memory
US20160210243A1 (en) Memory Paging for Processors using Physical Addresses
US11392508B2 (en) Lightweight address translation for page migration and duplication
US12360930B2 (en) Input/output device operational modes for a system with memory pools
CN113272789B (zh) 由输入输出存储器管理单元进行的域标识符和装置标识符转译
EP0470739B1 (en) Method for managing a cache memory system
US20230359556A1 (en) Performing Operations for Handling Data using Processor in Memory Circuitry in a High Bandwidth Memory
US10565111B2 (en) Processor
US12118354B2 (en) Virtually padding data structures
EP4268084B1 (en) Snapshotting pending memory writes using non-volatile memory

Legal Events

Date Code Title Description
PA0105 International application

St.27 status event code: A-0-1-A10-A15-nap-PA0105

PG1501 Laying open of application

St.27 status event code: A-1-1-Q10-Q12-nap-PG1501

E13-X000 Pre-grant limitation requested

St.27 status event code: A-2-3-E10-E13-lim-X000

P11-X000 Amendment of application requested

St.27 status event code: A-2-2-P10-P11-nap-X000

P13-X000 Application amended

St.27 status event code: A-2-2-P10-P13-nap-X000

A201 Request for examination
A302 Request for accelerated examination
E13-X000 Pre-grant limitation requested

St.27 status event code: A-2-3-E10-E13-lim-X000

P11-X000 Amendment of application requested

St.27 status event code: A-2-2-P10-P11-nap-X000

P13-X000 Application amended

St.27 status event code: A-2-2-P10-P13-nap-X000

PA0201 Request for examination

St.27 status event code: A-1-2-D10-D11-exm-PA0201

PA0302 Request for accelerated examination

St.27 status event code: A-1-2-D10-D17-exm-PA0302

St.27 status event code: A-1-2-D10-D16-exm-PA0302

E902 Notification of reason for refusal
PE0902 Notice of grounds for rejection

St.27 status event code: A-1-2-D10-D21-exm-PE0902

T11-X000 Administrative time limit extension requested

St.27 status event code: U-3-3-T10-T11-oth-X000

P11-X000 Amendment of application requested

St.27 status event code: A-2-2-P10-P11-nap-X000

P13-X000 Application amended

St.27 status event code: A-2-2-P10-P13-nap-X000

E701 Decision to grant or registration of patent right
PE0701 Decision of registration

St.27 status event code: A-1-2-D10-D22-exm-PE0701

GRNT Written decision to grant
PR0701 Registration of establishment

St.27 status event code: A-2-4-F10-F11-exm-PR0701

PR1002 Payment of registration fee

St.27 status event code: A-2-2-U10-U12-oth-PR1002

Fee payment year number: 1

PG1601 Publication of registration

St.27 status event code: A-4-4-Q10-Q13-nap-PG1601

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 4

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 5

U11 Full renewal or maintenance fee paid

Free format text: ST27 STATUS EVENT CODE: A-4-4-U10-U11-OTH-PR1001 (AS PROVIDED BY THE NATIONAL OFFICE)

Year of fee payment: 5