KR102338323B1 - 통신 메커니즘을 포함하는 컴퓨팅 시스템 및 그것의 동작 방법 - Google Patents

통신 메커니즘을 포함하는 컴퓨팅 시스템 및 그것의 동작 방법 Download PDF

Info

Publication number
KR102338323B1
KR102338323B1 KR1020160103061A KR20160103061A KR102338323B1 KR 102338323 B1 KR102338323 B1 KR 102338323B1 KR 1020160103061 A KR1020160103061 A KR 1020160103061A KR 20160103061 A KR20160103061 A KR 20160103061A KR 102338323 B1 KR102338323 B1 KR 102338323B1
Authority
KR
South Korea
Prior art keywords
command
address
host
medium
data
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
KR1020160103061A
Other languages
English (en)
Korean (ko)
Other versions
KR20170072779A (ko
Inventor
차오홍 후
리앙 인
홍종 정
Original Assignee
삼성전자주식회사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 삼성전자주식회사 filed Critical 삼성전자주식회사
Publication of KR20170072779A publication Critical patent/KR20170072779A/ko
Application granted granted Critical
Publication of KR102338323B1 publication Critical patent/KR102338323B1/ko
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/76—Architectures of general purpose stored program computers
    • G06F15/78—Architectures of general purpose stored program computers comprising a single central processing unit
    • G06F15/7839—Architectures of general purpose stored program computers comprising a single central processing unit with memory
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
    • G06F3/06—Digital input from, or digital output to, record carriers, e.g. RAID, emulated record carriers or networked record carriers
    • G06F3/0601—Interfaces specially adapted for storage systems
    • G06F3/0602—Interfaces specially adapted for storage systems specifically adapted to achieve a particular effect
    • G06F3/0614—Improving the reliability of storage systems
    • G06F3/0619—Improving the reliability of storage systems in relation to data integrity, e.g. data losses, bit errors
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
    • G06F3/06—Digital input from, or digital output to, record carriers, e.g. RAID, emulated record carriers or networked record carriers
    • G06F3/0601—Interfaces specially adapted for storage systems
    • G06F3/0602—Interfaces specially adapted for storage systems specifically adapted to achieve a particular effect
    • G06F3/061—Improving I/O performance
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/30—Monitoring
    • G06F11/3003—Monitoring arrangements specially adapted to the computing system or computing system component being monitored
    • G06F11/3024—Monitoring arrangements specially adapted to the computing system or computing system component being monitored where the computing system component is a central processing unit [CPU]
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
    • G06F3/06—Digital input from, or digital output to, record carriers, e.g. RAID, emulated record carriers or networked record carriers
    • G06F3/0601—Interfaces specially adapted for storage systems
    • G06F3/0628—Interfaces specially adapted for storage systems making use of a particular technique
    • G06F3/0655—Vertical data movement, i.e. input-output transfer; data movement between one or more hosts and one or more storage devices
    • G06F3/0659—Command handling arrangements, e.g. command buffers, queues, command scheduling
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
    • G06F3/06—Digital input from, or digital output to, record carriers, e.g. RAID, emulated record carriers or networked record carriers
    • G06F3/0601—Interfaces specially adapted for storage systems
    • G06F3/0668—Interfaces specially adapted for storage systems adopting a particular infrastructure
    • G06F3/0671—In-line storage system
    • G06F3/0673—Single storage device
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
    • G06F3/06—Digital input from, or digital output to, record carriers, e.g. RAID, emulated record carriers or networked record carriers
    • G06F3/0601—Interfaces specially adapted for storage systems
    • G06F3/0668—Interfaces specially adapted for storage systems adopting a particular infrastructure
    • G06F3/0671—In-line storage system
    • G06F3/0673—Single storage device
    • G06F3/0679—Non-volatile semiconductor memory device, e.g. flash memory, one time programmable memory [OTP]

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Human Computer Interaction (AREA)
  • Computer Hardware Design (AREA)
  • Computing Systems (AREA)
  • Computer Security & Cryptography (AREA)
  • Quality & Reliability (AREA)
  • Mathematical Physics (AREA)
  • Techniques For Improving Reliability Of Storages (AREA)
  • Storage Device Security (AREA)
  • Information Transfer Systems (AREA)
  • Memory System (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
KR1020160103061A 2015-12-17 2016-08-12 통신 메커니즘을 포함하는 컴퓨팅 시스템 및 그것의 동작 방법 Active KR102338323B1 (ko)

Applications Claiming Priority (4)

Application Number Priority Date Filing Date Title
US201562268669P 2015-12-17 2015-12-17
US62/268,669 2015-12-17
US15/049,879 US10437483B2 (en) 2015-12-17 2016-02-22 Computing system with communication mechanism and method of operation thereof
US15/049,879 2016-02-22

Publications (2)

Publication Number Publication Date
KR20170072779A KR20170072779A (ko) 2017-06-27
KR102338323B1 true KR102338323B1 (ko) 2021-12-10

Family

ID=59064310

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1020160103061A Active KR102338323B1 (ko) 2015-12-17 2016-08-12 통신 메커니즘을 포함하는 컴퓨팅 시스템 및 그것의 동작 방법

Country Status (5)

Country Link
US (2) US10437483B2 (https=)
JP (1) JP6785629B2 (https=)
KR (1) KR102338323B1 (https=)
CN (1) CN106897247B (https=)
TW (1) TWI704453B (https=)

Families Citing this family (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US10540219B2 (en) * 2017-09-13 2020-01-21 Toshiba Memory Corporation Reset and error handling in application specific integrated circuits
US10528414B2 (en) * 2017-09-13 2020-01-07 Toshiba Memory Corporation Centralized error handling in application specific integrated circuits
DE102018112816A1 (de) * 2018-05-29 2019-12-05 Infineon Technologies Ag Adresscodierter Zugriff auf Speicher
KR102793518B1 (ko) * 2019-11-18 2025-04-11 에스케이하이닉스 주식회사 신경망 처리 회로를 포함하는 메모리 장치
TWI756810B (zh) * 2020-09-02 2022-03-01 瑞昱半導體股份有限公司 晶片與相關的晶片系統
US12079078B2 (en) * 2022-08-16 2024-09-03 Micron Technology, Inc. Command address fault detection

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7304996B1 (en) 2004-03-30 2007-12-04 Extreme Networks, Inc. System and method for assembling a data packet
US20140164676A1 (en) 2012-12-10 2014-06-12 Google Inc. Using a virtual to physical map for direct user space communication with a data storage device

Family Cites Families (31)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6591339B1 (en) 1999-05-03 2003-07-08 3Ware, Inc. Methods and systems for selecting block sizes for use with disk arrays
US6766377B1 (en) * 2000-08-24 2004-07-20 3Com Corporation Media gateway proxy
US7827386B2 (en) * 2003-06-30 2010-11-02 Intel Corporation Controlling memory access devices in a data driven architecture mesh array
JP2006235960A (ja) 2005-02-24 2006-09-07 Fujitsu Ltd ガーベッジコレクション高速化方法
US7577760B2 (en) 2005-05-10 2009-08-18 Samsung Electronics Co., Ltd. Memory systems, modules, controllers and methods using dedicated data and control busses
KR100763352B1 (ko) 2005-05-10 2007-10-04 삼성전자주식회사 전용 데이터 및 컨트롤 버스들을 사용하는 메모리 시스템, 모듈들, 컨트롤러들 및 방법들
CN100377065C (zh) * 2006-04-19 2008-03-26 华中科技大学 一种超大容量的虚拟磁盘存储系统
CN101622606B (zh) * 2006-12-06 2014-04-09 弗森-艾奥公司 用于作为大容量、非易失性存储器的高速缓存的固态存储器的装置、系统和方法
JP2010512584A (ja) * 2006-12-06 2010-04-22 フュージョン マルチシステムズ，インク．（ディービイエイ フュージョン−アイオー） 空データトークン指令を有する要求デバイスからのデータを管理する装置、システムおよび方法
US8874831B2 (en) 2007-06-01 2014-10-28 Netlist, Inc. Flash-DRAM hybrid memory module
US8055816B2 (en) * 2009-04-09 2011-11-08 Micron Technology, Inc. Memory controllers, memory systems, solid state drives and methods for processing a number of commands
US8131889B2 (en) * 2009-11-10 2012-03-06 Apple Inc. Command queue for peripheral component
US8424009B2 (en) * 2009-12-04 2013-04-16 Microsoft Corporation Lock resolution for distributed durable instances
WO2011161884A1 (ja) * 2010-06-25 2011-12-29 パナソニック株式会社 集積回路、コンピュータシステム、制御方法
JPWO2012020544A1 (ja) 2010-08-11 2013-10-28 日本電気株式会社 データ処理システム、データ処理方法、およびプログラム
TWI483117B (zh) * 2010-09-29 2015-05-01 Toshiba Kk 用於執行命令之裝置、主機控制器及用於執行命令之系統
US9575908B2 (en) 2011-02-08 2017-02-21 Diablo Technologies Inc. System and method for unlocking additional functions of a module
EP3382556A1 (en) 2011-09-30 2018-10-03 INTEL Corporation Memory channel that supports near memory and far memory access
US10359949B2 (en) * 2011-10-31 2019-07-23 Apple Inc. Systems and methods for obtaining and using nonvolatile memory health information
KR101685435B1 (ko) * 2011-12-22 2016-12-13 인텔 코포레이션 커맨드/어드레스 레지스터 디바이스 내에 저장된 데이터에의 액세스
CN102623069B (zh) * 2012-02-13 2014-09-03 山东华芯半导体有限公司 随机激励闪存模型验证方法
US9280497B2 (en) 2012-12-21 2016-03-08 Dell Products Lp Systems and methods for support of non-volatile memory on a DDR memory channel
US20150022040A1 (en) * 2013-07-22 2015-01-22 Frank Mikowychok Vibration imparting device for a concrete finishing tool
US9552261B2 (en) * 2014-01-31 2017-01-24 International Business Machines Corporation Recovering data from microslices in a dispersed storage network
KR102192198B1 (ko) * 2014-02-24 2020-12-17 삼성전자주식회사 전자 장치 및 그것의 통신 방법
CN105361285B (zh) * 2014-08-11 2017-05-10 段睿纮 可单手直接快速穿戴且稳定罩口的口罩结构
GB2549442A (en) * 2014-09-24 2017-10-25 Ibm Data packet processing
US10089023B2 (en) * 2015-06-23 2018-10-02 Western Digital Technologies, Inc. Data management for object based storage
US9530442B1 (en) * 2015-09-23 2016-12-27 Western Digital Technologies, Inc. Enhanced low overhead data protection in data storage drives
US10031674B2 (en) * 2015-10-07 2018-07-24 Samsung Electronics Co., Ltd. DIMM SSD addressing performance techniques
US10467155B2 (en) * 2015-10-26 2019-11-05 Micron Technology, Inc. Command packets for the direct control of non-volatile memory channels within a solid state drive

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7304996B1 (en) 2004-03-30 2007-12-04 Extreme Networks, Inc. System and method for assembling a data packet
US20140164676A1 (en) 2012-12-10 2014-06-12 Google Inc. Using a virtual to physical map for direct user space communication with a data storage device

Also Published As

Publication number Publication date
JP6785629B2 (ja) 2020-11-18
TW201729103A (zh) 2017-08-16
JP2017111807A (ja) 2017-06-22
CN106897247B (zh) 2022-12-06
KR20170072779A (ko) 2017-06-27
TWI704453B (zh) 2020-09-11
US20190272111A1 (en) 2019-09-05
US10437483B2 (en) 2019-10-08
CN106897247A (zh) 2017-06-27
US11099750B2 (en) 2021-08-24
US20170177247A1 (en) 2017-06-22

Similar Documents

Publication Publication Date Title
KR102338323B1 (ko) 통신 메커니즘을 포함하는 컴퓨팅 시스템 및 그것의 동작 방법
US9927984B2 (en) Electronic system with interface control mechanism and method of operation thereof
KR100881187B1 (ko) 하이브리드 하드 디스크 드라이브, 하이브리드 하드 디스크드라이브를 내장하는 컴퓨터 시스템, 그리고 하이브리드하드 디스크 드라이브의 플래시 메모리 ｄｍａ 회로
US9026888B2 (en) Method, system and apparatus for providing access to error correction information
US9542264B2 (en) Memory system monitoring data integrity and related method of operation
US9176673B2 (en) Memory device
US11038749B2 (en) Memory resource allocation in an end-point device
JP5918359B2 (ja) メモリシステムコントローラを含む装置および関連する方法
CN108733595A (zh) 存储器系统、包括其的数据处理系统及其操作方法
US11875064B2 (en) Solid state drive supporting both byte addressable protocol and block addressable protocol
CN110321069A (zh) 存储器系统及其操作方法
CN106339178A (zh) 存储器控制单元及包括该存储器控制单元的数据存储设备
TW202318201A (zh) 藉助於預定命令來進行記憶體裝置的資料存取控制的方法及設備
TW202205084A (zh) 資料讀取方法、記憶體儲存裝置及記憶體控制電路單元
US20170075755A1 (en) Data storage system and associated method
US10133492B2 (en) Electronic system with interface control mechanism and method of operation thereof
CN111309518B (zh) 存储器系统和存储器系统的操作方法
CN110874328B (zh) 控制器及其操作方法
CN114822631A (zh) 一种基于mram主存的混合型nvme ssd存储系统
CN101996688B (zh) 应用可变动错误更正码容量的快闪存储器控制方法
US12541451B2 (en) Solving submission queue entry overflow with an additional out-of-order submission queue entry
US12056392B2 (en) Apparatus and method for transferring data in memory system
US20240168876A1 (en) Solving submission queue entry overflow using metadata or data pointers
US20140215174A1 (en) Accessing Memory with Security Functionality

Legal Events

Date Code Title Description
PA0109 Patent application

St.27 status event code: A-0-1-A10-A12-nap-PA0109

PG1501 Laying open of application

St.27 status event code: A-1-1-Q10-Q12-nap-PG1501

A201 Request for examination
A302 Request for accelerated examination
E13-X000 Pre-grant limitation requested

St.27 status event code: A-2-3-E10-E13-lim-X000

P11-X000 Amendment of application requested

St.27 status event code: A-2-2-P10-P11-nap-X000

P13-X000 Application amended

St.27 status event code: A-2-2-P10-P13-nap-X000

PA0201 Request for examination

St.27 status event code: A-1-2-D10-D11-exm-PA0201

PA0302 Request for accelerated examination

St.27 status event code: A-1-2-D10-D17-exm-PA0302

St.27 status event code: A-1-2-D10-D16-exm-PA0302

E701 Decision to grant or registration of patent right
PE0701 Decision of registration

St.27 status event code: A-1-2-D10-D22-exm-PE0701

GRNT Written decision to grant
PR0701 Registration of establishment

St.27 status event code: A-2-4-F10-F11-exm-PR0701

PR1002 Payment of registration fee

St.27 status event code: A-2-2-U10-U11-oth-PR1002

Fee payment year number: 1

PG1601 Publication of registration

St.27 status event code: A-4-4-Q10-Q13-nap-PG1601

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 4

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 5

U11 Full renewal or maintenance fee paid

Free format text: ST27 STATUS EVENT CODE: A-4-4-U10-U11-OTH-PR1001 (AS PROVIDED BY THE NATIONAL OFFICE)

Year of fee payment: 5