KR102239229B1 - 공유 하드웨어 자원들을 사용하는 클러스터드 프로세서 코어들의 하드웨어 스레드들의 동적 부하 밸런싱, 및 관련된 회로들, 방법들, 및 컴퓨터 판독가능 미디어 - Google Patents

공유 하드웨어 자원들을 사용하는 클러스터드 프로세서 코어들의 하드웨어 스레드들의 동적 부하 밸런싱, 및 관련된 회로들, 방법들, 및 컴퓨터 판독가능 미디어 Download PDF

Info

Publication number
KR102239229B1
KR102239229B1 KR1020167030999A KR20167030999A KR102239229B1 KR 102239229 B1 KR102239229 B1 KR 102239229B1 KR 1020167030999 A KR1020167030999 A KR 1020167030999A KR 20167030999 A KR20167030999 A KR 20167030999A KR 102239229 B1 KR102239229 B1 KR 102239229B1
Authority
KR
South Korea
Prior art keywords
hardware
cluster
thread
hardware thread
threads
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
KR1020167030999A
Other languages
English (en)
Korean (ko)
Other versions
KR20170002418A (ko
Inventor
수레쉬 쿠마르 벤쿠마한티
스티븐 로버트 샤논
린 왕
Original Assignee
퀄컴 인코포레이티드
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 퀄컴 인코포레이티드 filed Critical 퀄컴 인코포레이티드
Publication of KR20170002418A publication Critical patent/KR20170002418A/ko
Application granted granted Critical
Publication of KR102239229B1 publication Critical patent/KR102239229B1/ko
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30098—Register arrangements
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
    • G06F9/3836—Instruction issuing, e.g. dynamic instruction scheduling or out of order instruction execution
    • G06F9/3851—Instruction issuing, e.g. dynamic instruction scheduling or out of order instruction execution from multiple instruction streams, e.g. multistreaming
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
    • G06F9/3885—Concurrent instruction execution, e.g. pipeline or look ahead using a plurality of independent parallel functional units
    • G06F9/3889—Concurrent instruction execution, e.g. pipeline or look ahead using a plurality of independent parallel functional units controlled by multiple instructions, e.g. MIMD, decoupled access or execute
    • G06F9/3891—Concurrent instruction execution, e.g. pipeline or look ahead using a plurality of independent parallel functional units controlled by multiple instructions, e.g. MIMD, decoupled access or execute organised in groups of units sharing resources, e.g. clusters
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/46—Multiprogramming arrangements
    • G06F9/50—Allocation of resources, e.g. of the central processing unit [CPU]
    • G06F9/5083—Techniques for rebalancing the load in a distributed system
    • G06F9/5088—Techniques for rebalancing the load in a distributed system involving task migration

Landscapes

  • Engineering & Computer Science (AREA)
  • Software Systems (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Multimedia (AREA)
  • Advance Control (AREA)
  • Power Sources (AREA)
KR1020167030999A 2014-05-07 2015-04-20 공유 하드웨어 자원들을 사용하는 클러스터드 프로세서 코어들의 하드웨어 스레드들의 동적 부하 밸런싱, 및 관련된 회로들, 방법들, 및 컴퓨터 판독가능 미디어 Active KR102239229B1 (ko)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US14/271,812 2014-05-07
US14/271,812 US11200058B2 (en) 2014-05-07 2014-05-07 Dynamic load balancing of hardware threads in clustered processor cores using shared hardware resources, and related circuits, methods, and computer-readable media
PCT/US2015/026634 WO2015171295A1 (en) 2014-05-07 2015-04-20 Dynamic load balancing of hardware threads in clustered processor cores using shared hardware resources, and related circuits, methods, and computer-readable media

Publications (2)

Publication Number Publication Date
KR20170002418A KR20170002418A (ko) 2017-01-06
KR102239229B1 true KR102239229B1 (ko) 2021-04-09

Family

ID=53008938

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1020167030999A Active KR102239229B1 (ko) 2014-05-07 2015-04-20 공유 하드웨어 자원들을 사용하는 클러스터드 프로세서 코어들의 하드웨어 스레드들의 동적 부하 밸런싱, 및 관련된 회로들, 방법들, 및 컴퓨터 판독가능 미디어

Country Status (6)

Country Link
US (1) US11200058B2 (enExample)
EP (1) EP3140728B1 (enExample)
JP (1) JP6622715B2 (enExample)
KR (1) KR102239229B1 (enExample)
CN (1) CN106462394B (enExample)
WO (1) WO2015171295A1 (enExample)

Families Citing this family (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US11544214B2 (en) * 2015-02-02 2023-01-03 Optimum Semiconductor Technologies, Inc. Monolithic vector processor configured to operate on variable length vectors using a vector length register
US10331454B2 (en) * 2016-09-29 2019-06-25 Intel Corporation System and method for load balancing in out-of-order clustered decoding
CN108038006B (zh) * 2017-11-14 2022-02-08 北京小鸟看看科技有限公司 头戴显示设备的控制方法、设备及系统
EP3881191B1 (en) 2018-12-28 2024-10-30 Huawei Technologies Co., Ltd. Apparatus and method for locking pcie network having non-transparent bridging
US12045645B2 (en) * 2019-09-11 2024-07-23 Silicon Laboratories Inc. Multi-thread wireless communications processor with granular thread processes
CN111679906B (zh) * 2020-05-11 2023-07-18 长沙天仪空间科技研究院有限公司 统一分配顶层资源并复用的卫星平台和载荷复用方法
US12050938B2 (en) * 2020-11-30 2024-07-30 Netapp, Inc. Balance workloads on nodes based on estimated optimal performance capacity
US12254319B2 (en) 2021-09-24 2025-03-18 Intel Corporation Scalable toggle point control circuitry for a clustered decode pipeline
US12423103B2 (en) * 2021-12-13 2025-09-23 Intel Corporation Instruction decode cluster offlining
CN115857418B (zh) * 2023-02-28 2023-05-02 深圳华龙讯达信息技术股份有限公司 一种基于耦合设计的可编程逻辑控制系统
KR102644719B1 (ko) * 2023-04-07 2024-03-08 메티스엑스 주식회사 다중 스레드의 비동기적인 실행이 가능한 매니코어 시스템
WO2025091359A1 (en) * 2023-11-02 2025-05-08 Lenovo Enterprise Solutions (Singapore) Pte. Ltd. Management of storage system with wear balancing

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20100146513A1 (en) 2008-12-09 2010-06-10 Intel Corporation Software-based Thread Remapping for power Savings
US20110191776A1 (en) 2010-02-02 2011-08-04 International Business Machines Corporation Low overhead dynamic thermal management in many-core cluster architecture
US20140109098A1 (en) 2012-10-17 2014-04-17 Renesas Electronics Corporation Multi-thread processor

Family Cites Families (19)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3696901B2 (ja) 1994-07-19 2005-09-21 キヤノン株式会社 負荷分散方法
JP2004220070A (ja) 2003-01-09 2004-08-05 Japan Science & Technology Agency コンテキスト切り替え方法及び装置、中央演算装置、コンテキスト切り替えプログラム及びそれを記憶したコンピュータ読み取り可能な記憶媒体
JP2006139495A (ja) 2004-11-11 2006-06-01 Seiko Epson Corp 演算処理装置
US8495649B2 (en) * 2006-07-19 2013-07-23 International Business Machines Corporation Scheduling threads having complementary functional unit usage on SMT processors
US7444459B2 (en) 2006-12-12 2008-10-28 Lsi Logic Corporation Methods and systems for load balancing of virtual machines in clustered processors using storage related load information
US8046566B2 (en) * 2007-05-14 2011-10-25 International Business Machines Corporation Method to reduce power consumption of a register file with multi SMT support
KR100962531B1 (ko) 2007-12-11 2010-06-15 한국전자통신연구원 동적 로드 밸런싱을 지원하는 멀티 쓰레딩 프레임워크를 수행하는 장치 및 이를 이용한 프로세싱 방법
US8806491B2 (en) 2007-12-31 2014-08-12 Intel Corporation Thread migration to improve power efficiency in a parallel processing environment
CN101446910B (zh) 2008-12-08 2011-06-22 哈尔滨工程大学 基于smp的高级最早期限优先算法任务调度方法
CN101788922B (zh) 2009-01-22 2013-12-25 国际商业机器公司 基于辅助线程实现事务存储系统的方法和装置
US8346509B2 (en) * 2009-04-08 2013-01-01 Intel Corporation Context switch sampling
US20110055838A1 (en) 2009-08-28 2011-03-03 Moyes William A Optimized thread scheduling via hardware performance monitoring
JP5531679B2 (ja) 2010-03-04 2014-06-25 日本電気株式会社 Ｓｍｔ対応ｃｐｕを有する情報処理装置の消費電力低減方法、消費電力低減装置及び消費電力低減プログラム
US8413158B2 (en) 2010-09-13 2013-04-02 International Business Machines Corporation Processor thread load balancing manager
US9069553B2 (en) * 2011-09-06 2015-06-30 Marvell World Trade Ltd. Switching tasks between heterogeneous cores
US8990833B2 (en) 2011-12-20 2015-03-24 International Business Machines Corporation Indirect inter-thread communication using a shared pool of inboxes
US20130332778A1 (en) 2012-06-07 2013-12-12 Vmware, Inc. Performance-imbalance-monitoring processor features
US20140173623A1 (en) * 2012-12-17 2014-06-19 Mediatek Inc. Method for controlling task migration of task in heterogeneous multi-core system based on dynamic migration threshold and related computer readable medium
CN103617088B (zh) 2013-11-29 2018-07-24 深圳中微电科技有限公司 在不同类型线程中分配内核资源的方法、装置及其处理器

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20100146513A1 (en) 2008-12-09 2010-06-10 Intel Corporation Software-based Thread Remapping for power Savings
US20110191776A1 (en) 2010-02-02 2011-08-04 International Business Machines Corporation Low overhead dynamic thermal management in many-core cluster architecture
US20140109098A1 (en) 2012-10-17 2014-04-17 Renesas Electronics Corporation Multi-thread processor

Also Published As

Publication number Publication date
US11200058B2 (en) 2021-12-14
EP3140728A1 (en) 2017-03-15
CN106462394B (zh) 2019-04-05
WO2015171295A1 (en) 2015-11-12
EP3140728B1 (en) 2020-07-29
US20150324239A1 (en) 2015-11-12
JP6622715B2 (ja) 2019-12-18
JP2017515232A (ja) 2017-06-08
KR20170002418A (ko) 2017-01-06
CN106462394A (zh) 2017-02-22

Similar Documents

Publication Publication Date Title
KR102239229B1 (ko) 공유 하드웨어 자원들을 사용하는 클러스터드 프로세서 코어들의 하드웨어 스레드들의 동적 부하 밸런싱, 및 관련된 회로들, 방법들, 및 컴퓨터 판독가능 미디어
US10877766B2 (en) Embedded scheduling of hardware resources for hardware acceleration
US9830163B2 (en) Control flow in a heterogeneous computer system
US9946549B2 (en) Register renaming in block-based instruction set architecture
TWI633489B (zh) 於多核心處理器中並行功能之高效率硬體分派及相關之處理器系統、方法及電腦可讀媒體
JP2017515232A5 (enExample)
WO2016202153A1 (zh) 一种gpu资源的分配方法及系统
EP3224727B1 (en) Generating approximate usage measurements for shared cache memory systems
EP2856304B1 (en) Issuing instructions to execution pipelines based on register-associated preferences, and related instruction processing circuits, processor systems, methods, and computer-readable media
TWI701590B (zh) 管線重組態電路、基於失序（ooo）處理器之系統及重組態一執行管線之方法
EP4109255B1 (en) Scheduling in a container orchestration system utilizing hardware topology hints
EP3335111A1 (en) Predicting memory instruction punts in a computer processor using a punt avoidance table (pat)
US8279229B1 (en) System, method, and computer program product for providing access to graphics processor CPU cores, to both a graphics processor and a CPU
US12481340B2 (en) Providing media power telemetry for virtual machines (VMs) in processor-based devices
US20240045736A1 (en) Reordering workloads to improve concurrency across threads in processor-based devices
CN110716750A (zh) 用于部分波前合并的方法和系统

Legal Events

Date Code Title Description
PA0105 International application

St.27 status event code: A-0-1-A10-A15-nap-PA0105

PG1501 Laying open of application

St.27 status event code: A-1-1-Q10-Q12-nap-PG1501

A201 Request for examination
P11-X000 Amendment of application requested

St.27 status event code: A-2-2-P10-P11-nap-X000

P13-X000 Application amended

St.27 status event code: A-2-2-P10-P13-nap-X000

PA0201 Request for examination

St.27 status event code: A-1-2-D10-D11-exm-PA0201

E701 Decision to grant or registration of patent right
PE0701 Decision of registration

St.27 status event code: A-1-2-D10-D22-exm-PE0701

GRNT Written decision to grant
PR0701 Registration of establishment

St.27 status event code: A-2-4-F10-F11-exm-PR0701

PR1002 Payment of registration fee

St.27 status event code: A-2-2-U10-U12-oth-PR1002

Fee payment year number: 1

PG1601 Publication of registration

St.27 status event code: A-4-4-Q10-Q13-nap-PG1601

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 4

P22-X000 Classification modified

St.27 status event code: A-4-4-P10-P22-nap-X000