KR101623002B1 - Speaker preset circuit - Google Patents

Speaker preset circuit Download PDF

Info

Publication number
KR101623002B1
KR101623002B1 KR1020150054014A KR20150054014A KR101623002B1 KR 101623002 B1 KR101623002 B1 KR 101623002B1 KR 1020150054014 A KR1020150054014 A KR 1020150054014A KR 20150054014 A KR20150054014 A KR 20150054014A KR 101623002 B1 KR101623002 B1 KR 101623002B1
Authority
KR
South Korea
Prior art keywords
signal
preset
speaker
logic circuit
switch
Prior art date
Application number
KR1020150054014A
Other languages
Korean (ko)
Inventor
엄태호
사공석진
Original Assignee
주식회사 인터엠
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 주식회사 인터엠 filed Critical 주식회사 인터엠
Priority to KR1020150054014A priority Critical patent/KR101623002B1/en
Application granted granted Critical
Publication of KR101623002B1 publication Critical patent/KR101623002B1/en

Links

Images

Classifications

    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04RLOUDSPEAKERS, MICROPHONES, GRAMOPHONE PICK-UPS OR LIKE ACOUSTIC ELECTROMECHANICAL TRANSDUCERS; DEAF-AID SETS; PUBLIC ADDRESS SYSTEMS
    • H04R3/00Circuits for transducers, loudspeakers or microphones
    • H04R3/12Circuits for transducers, loudspeakers or microphones for distributing signals to two or more loudspeakers
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04RLOUDSPEAKERS, MICROPHONES, GRAMOPHONE PICK-UPS OR LIKE ACOUSTIC ELECTROMECHANICAL TRANSDUCERS; DEAF-AID SETS; PUBLIC ADDRESS SYSTEMS
    • H04R3/00Circuits for transducers, loudspeakers or microphones
    • H04R3/12Circuits for transducers, loudspeakers or microphones for distributing signals to two or more loudspeakers
    • H04R3/14Cross-over networks
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04RLOUDSPEAKERS, MICROPHONES, GRAMOPHONE PICK-UPS OR LIKE ACOUSTIC ELECTROMECHANICAL TRANSDUCERS; DEAF-AID SETS; PUBLIC ADDRESS SYSTEMS
    • H04R5/00Stereophonic arrangements
    • H04R5/02Spatial or constructional arrangements of loudspeakers

Landscapes

  • Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • Acoustics & Sound (AREA)
  • Signal Processing (AREA)
  • Health & Medical Sciences (AREA)
  • General Health & Medical Sciences (AREA)
  • Otolaryngology (AREA)
  • Circuit For Audible Band Transducer (AREA)

Abstract

The present invention relates to a speaker preset circuit which includes: a preset switch unit for generating a preset signal to determine a preset state of a speaker; a trigger switch unit for generating a trigger signal to control a speaker output according to a switch operation; a reset unit for generating a reset signal; a first logic circuit unit for outputting a result value 1 obtained by logically operating an inverting value of the preset signal and the reset signal and a result value 2 obtained by logically operating the preset signal and the reset signal; and a second logic circuit unit for receiving the result values 1 and 2 from the first logic circuit unit as stable values and receiving the trigger signal as a control pulse to output a signal for controlling an output of the speaker. Thus, the preset function, which is capable of replacing a backup function of a speaker selector including one state switch such as a tact switch as a selector switch, may be implemented at low costs without using a very expensive IC device such as a microprocessor.

Description

[0001] SPEAKER PRESET CIRCUIT [0002]

The present invention relates to a speaker preset circuit device, and more particularly, to a speaker preset circuit device applicable to a speaker selector without a microprocessor for a backup function that stores a final state when the power is turned off.

As is well known, the public address system is a multipurpose broadcasting system used for announcement of public facilities such as schools, businesses, buildings, apartments, and music broadcasting. For example, in the case of building in the school headquarters and each classroom, the central broadcasting room of the school headquarters and the broadcasting equipment of each class are connected through a network such as Ethernet and the audio signal transmitted from the central broadcasting room is transmitted through the network And is output through the speaker device through the amplifier and speaker selector of each class.

Meanwhile, the speaker selector used in the public address broadcasting system is provided with a selector switch for selecting the output of the speaker, and the selector switch is a one-state switch or a two-state switch. For example, the push switch is a two-state switch, and the tact switch is a one-state switch.

Here, in the case of a speaker selector having a two-state switch as a selector switch, there are only two kinds of switching states, and the two-state switch maintains a switching state irrespective of power on / off.

However, in the case of a speaker selector having a selector switch such as a tact switch or the like, the speaker selector operates randomly when the power is applied again, or when the power is turned on or off, A separate arithmetic unit such as a microprocessor or the like must be employed for the backup function of storing the final state in the memory unit.

However, since a PA (Public Address) amplifier, a mixer, and a PA mixer can operate without a microprocessor, it is costly to adopt a microprocessor only for a backup function that stores a final state when the power is turned off There has been a problem in that it is not efficient from the viewpoint of efficiency.

Korean Patent Publication No. 10-2000-0074072, published on December 05, 2000.

The present invention has been proposed in order to solve the problems of the prior art as described above, and it is an object of the present invention to provide a preset function capable of replacing a backup function in a speaker selector having a selector switch such as a tact switch as a selector switch, There is provided a speaker preset circuit device which is also implemented without using an IC device.

The problems to be solved by the present invention are not limited to those mentioned above, and another problem to be solved can be clearly understood by those skilled in the art from the following description.

According to one aspect of the present invention, there is provided a speaker preset circuit device comprising a preset switch section for generating a preset signal for determining a preset state of a speaker, a trigger switch section for generating a trigger signal for controlling the speaker output in accordance with the switching operation, A first logic circuit for outputting a result value 1 obtained by performing a logic operation on a negative value of the preset signal and the reset signal and a result value 2 obtained by performing a logic operation on the preset signal and the reset signal; And a second logic circuit for receiving a result value 1 and a result value 2 of the first logic circuit as stable state values and receiving the trigger signal as a control pulse and outputting a signal for controlling the output of the speaker can do.

Here, the second logic circuit portion can be implemented as a flip-flop having an edge trigger function while being capable of both set and reset.

The first logic circuit may further include a negative logic element for receiving the preset signal, a first logical OR circuit for providing a result value 1 obtained by performing a logic operation on the output signal of the negative logic element and the reset signal to one of the input terminals of the flip- And a second OR gate for providing a result value 2 obtained by performing a logic operation on the preset signal and the reset signal to the other input terminal of the flip-flop, or an equivalent circuit thereof.

In addition, the second logic circuit may be configured such that the output signal of the first OR gate is

Figure 112015037305222-pat00001
And the output signal of the second OR gate
Figure 112015037305222-pat00002
And the trigger signal by the trigger switch unit is inputted to the CP terminal and the D terminal is inputted to the terminal
Figure 112015037305222-pat00003
And a D flip-flop which is inputted to the terminal and outputs a signal for controlling the output of the speaker at the Q terminal, or may include an equivalent circuit thereof.

According to the embodiment of the present invention, a preset function capable of replacing a backup function in a speaker selector provided with a selector switch such as a tact switch can be implemented at a low cost without using an expensive IC device such as a microprocessor .

1 is a block diagram of a speaker preset circuit device according to an embodiment of the present invention.
2 is an example of a speaker preset circuit device according to an embodiment of the present invention implemented using various logic devices.
3A and 3B illustrate another example of a preset switch unit and a trigger switch unit constituting a speaker preset circuit device according to an embodiment of the present invention.

BRIEF DESCRIPTION OF THE DRAWINGS The advantages and features of the present invention, and the manner of achieving them, will be apparent from and elucidated with reference to the embodiments described hereinafter in conjunction with the accompanying drawings. The present invention may, however, be embodied in many different forms and should not be construed as limited to the embodiments set forth herein. Rather, these embodiments are provided so that this disclosure will be thorough and complete, and will fully convey the scope of the invention to those skilled in the art. To fully disclose the scope of the invention to those skilled in the art, and the invention is only defined by the scope of the claims.

In the following description of the present invention, a detailed description of known functions and configurations incorporated herein will be omitted when it may make the subject matter of the present invention rather unclear. The following terms are defined in consideration of the functions in the embodiments of the present invention, which may vary depending on the intention of the user, the intention or the custom of the operator. Therefore, the definition should be based on the contents throughout this specification.

1 is a block diagram of a speaker preset circuit device according to an embodiment of the present invention.

The speaker preset circuit device 100 includes a preset switch section 110, a trigger switch section 120, a reset section 130, a first logic circuit section 140, a second logic circuit section 150, .

The preset switch unit 110 generates a preset signal for determining a preset state of the speaker and provides the preset signal to the first logic circuit unit 140.

The trigger switch unit 120 generates a trigger signal for controlling the speaker output according to the switching operation and provides the trigger signal to the second logic circuit unit 150.

The reset unit 130 generates different reset signals for a predetermined time and after a predetermined time when the power is applied, and provides the reset signals to the first logic circuit unit 140.

The first logic circuit unit 140 outputs a result value 1 obtained by performing a logic operation on a negative value and a reset signal of the preset signal, and a result value 2 obtained by performing a logic operation on the preset signal and the reset signal and provides the resultant value to the second logic circuit unit 150 do.

The second logic circuit unit 150 receives the result value 1 and the result value 2 from the first logic circuit unit 140 as a stable state value and receives a trigger signal as a control pulse to output a signal for controlling the output of the speaker .

2 is an example of a speaker preset circuit device according to an embodiment of the present invention implemented using various logic devices.

The other end of the switch SW1 grounded at one side is input to the first logic circuit unit 140 and the other end of the switch SW1 is connected between the switch SW1 and the first logic circuit unit 140. [ Up resistor R1 are connected in parallel.

The other end of the switch SW2 grounded at one side is input to the clock pulse (CP) terminal of the second logic circuit unit 150 via the negative element NOT2, and the switch SW2 and the negative element Up resistor R2 is connected in parallel during the NOT2.

The first logic circuit unit 140 includes a negative element NOT1 receiving a preset signal from the preset switch unit 110. [ A first OR gate OR1 for providing a result value 1 obtained by subjecting the output signal of the negative element NOT1 and the reset signal of the reset section 130 to an input terminal of the second logic circuit section 150, . A second OR gate (OR2), which provides a result value 2 obtained by performing a logic operation on the preset signal of the preset switch unit 110 and the reset signal of the reset unit 130 to the other input terminal of the second logic circuit unit 150, ). Alternatively, the first logic circuit unit 140 may include an equivalent circuit of such logic circuits.

The second logic circuit unit 150 may be implemented using a state-holding element. For example, it can be implemented as a D flip-flop (DF / F) having an edge trigger function while being capable of both set and reset. For example, when the output signal of the first OR gate OR1 is

Figure 112015037305222-pat00004
And the output signal of the second OR gate OR2 is
Figure 112015037305222-pat00005
And the trigger signal by the trigger switch unit 120 is input to the clock pulse (CP) terminal and the D terminal is input to the clock pulse
Figure 112015037305222-pat00006
And the D flip-flop DF / F, which is input to the Q terminal and outputs a signal for controlling the output of the speaker, can be implemented in the second logic circuit unit 150. In addition, the second logic circuit unit 150 can be implemented using the equivalent circuit of the logic circuits.

The operation of the speaker preset circuit device 100 according to the embodiment will be described with reference to FIGS. 1 and 2. FIG.

The preset switch unit 110 generates a preset signal for determining the preset state of the speaker and provides the preset signal to the first logic circuit unit 140. This is because the preset switch SW1 included in the preset switch unit 110 is turned on / Off state. For example, if the preset switch is on, the preset signal is input to the first logic circuit 140 in a low state.

The reset unit 130 supplies the reset signal to the first logic circuit unit 140 in a low state for a predetermined period of time when the power is turned on. When the predetermined period of time elapses, And provides it to the logic circuit unit 140.

Then, the negative element (NOT1) of the first logic circuit unit 140 generates a signal in a high state. At this time, a reset signal in the low state is input for a predetermined time after the power is turned on, Is input.

Accordingly, the first logic circuit section 140 performs an OR operation between the output value of the irregular element NOT1 and the reset signal to output a high-level result value 1 for a predetermined time, and outputs a high-level result value 1 . In addition, the first logic circuit 140 outputs a result value 2 of a low state for a preset time, and a result value 2 of a high state after a predetermined time.

Next, the second logic circuit unit 150 receives the result value 1 and the result value 2 from the first logic circuit unit 140 as the stable state value, and applies the trigger signal of the trigger switch unit 120 as the control pulse Receive.

On the other hand, the speaker output control signal output from the Q terminal of the second logic circuit unit 150 determines the initial state of the speaker output by the reset unit 130 for a predetermined time.

Here, the reset unit 130 provides a reset signal in a low state to the first logic circuit unit 140 until a predetermined time, and the reset signal of the second logic circuit unit 150

Figure 112015037305222-pat00007
A high signal is input to the terminal,
Figure 112015037305222-pat00008
A low signal is input to the terminal. After a predetermined time, the reset unit 130 provides a reset signal of the high state to the first logic circuit unit 140, and the reset signal of the second logic circuit unit 150
Figure 112015037305222-pat00009
A high signal is input to the terminal,
Figure 112015037305222-pat00010
A high signal is also input to the terminal.

Therefore, in the second logic circuit unit 150,

Figure 112015037305222-pat00011
The terminal receives a high state signal for a predetermined time and a high state signal after a predetermined time. And,
Figure 112015037305222-pat00012
The terminal receives a low state signal for a predetermined time and a high state signal after a predetermined time.

Therefore, the second logic circuit unit 150 outputs the high-level speaker output control signal through the Q terminal regardless of the clock pulse terminal and the D terminal for a predetermined time. That is, according to the embodiment of the present invention, the speaker maintains the speaker output ON state until a preset time according to the ON state of the preset switch SW1.

After the predetermined time, the second logic circuit unit 150 changes the speaker output control signal according to the state of the clock pulse terminal and the D terminal.

The trigger switch unit 120 generates a trigger signal for controlling the speaker output according to the switching operation of the trigger switch SW2 and provides the trigger signal to the second logic circuit unit 150. In the open state of the trigger switch SW2, The trigger signal for controlling the speaker output is inputted to the clock pulse (CP) terminal of the second logic circuit part 150 in the low state since the high signal is inputted to the element NOT2. In the ON state of the trigger switch SW3, The trigger signal for controlling the speaker output is inputted to the clock pulse (CP) terminal of the second logic circuit unit 150 in the high state since the low signal is input to the second logic circuit unit (NOT2).

Since the second logic circuit unit 150 is implemented as a D flip-flop DF / F having an edge trigger function capable of both set and resetting, the trigger switch SW2 of the trigger switch unit 120 is turned off The trigger switch SW2 is operated by a trigger signal that changes from low to high at the moment when the trigger switch SW2 is turned on, and does not perform any operation while the trigger switch SW2 is maintained in the ON state or is changed to the OFF state.

Here, since the second logic circuit 150 outputs the speaker output control signal in accordance with the state of the clock pulse terminal and the D terminal after a predetermined time, the trigger switch SW2 of the trigger switch unit 120 is turned off A change is made to the speaker output control signal outputted through the Q terminal at the instant of changing from the ON state to the ON state and no operation is performed while the trigger switch SW2 is kept in the ON state or in the OFF state.

3A and 3B show another example of the preset switch unit 110 and the trigger switch unit 120 constituting the speaker preset circuit device according to the embodiment of the present invention.

3A, the other side of the preset switch SW1 to which the power supply voltage Vcc is connected is input to the first logic circuit unit 140, and the preset switch SW1 and the first logic A pull-down resistor R3 may be connected in parallel between the circuit portions 140. [

3B, the other end of the trigger switch SW2 to which the power supply voltage Vcc is connected is input to the clock pulse (CP) terminal of the second logic circuit unit 150, A pull-down resistor R4 may be connected in parallel between the second switching element SW2 and the second logic circuit part 150. [

As described above, according to the embodiment of the present invention, a preset function capable of replacing a backup function in a speaker selector provided with a selector switch such as a tact switch or the like is used as an expensive IC device such as a microprocessor It can be implemented at a low cost.

Each block of the block diagrams appended to the present invention may represent a module, segment or portion of code comprising one or more executable instructions for executing the specified logical function (s). It should also be noted that in some alternative embodiments, the functions mentioned in the blocks may occur out of order. For example, two blocks shown in succession may actually be executed substantially concurrently, or the blocks may sometimes be performed in reverse order according to the corresponding function.

The foregoing description is merely illustrative of the technical idea of the present invention and various changes and modifications may be made by those skilled in the art without departing from the essential characteristics of the present invention. Therefore, the embodiments disclosed in the present invention are intended to illustrate rather than limit the scope of the present invention, and the scope of the technical idea of the present invention is not limited by these embodiments. The scope of protection of the present invention should be construed according to the following claims, and all technical ideas within the scope of equivalents should be construed as falling within the scope of the present invention.

100: speaker preset circuit device
110: Preset switch part 120: Trigger switch part
130: reset section 140: first logic circuit section
150: second logic circuit part

Claims (4)

A preset switch unit for generating a preset signal for determining a preset state of the speaker;
A trigger switch unit for generating a trigger signal for controlling the speaker output in accordance with the switching operation,
A reset unit for generating a reset signal,
A first logic circuit for outputting a result value 1 obtained by performing a logic operation on a negative value of the preset signal and the reset signal and a result value 2 obtained by performing a logic operation on the preset signal and the reset signal;
And a second logic circuit part for receiving a result value 1 and a result value 2 of the first logic circuit part as stable state values and receiving the trigger signal as a control pulse and outputting a signal for controlling the output of the speaker, Preset circuit device.
The method according to claim 1,
Wherein the second logic circuit portion is implemented as a flip-flop having an edge triggering function while being capable of both set and reset.
3. The method of claim 2,
A first OR gate for providing a result value 1 obtained by performing a logic operation on an output signal of the irregular element and the reset signal to an input terminal of the flip-flop; And a second logical sum gate for providing a result value 2 obtained by performing a logic operation on the preset signal and the reset signal to the other input terminal of the flip-flop, or an equivalent circuit thereof.
The method of claim 3,
Wherein the second logic circuit unit comprises:
Figure 112015037305222-pat00013
And the output signal of the second OR gate
Figure 112015037305222-pat00014
And the trigger signal by the trigger switch unit is inputted to the CP terminal and the D terminal is inputted to the terminal
Figure 112015037305222-pat00015
And a D flip-flop which is input to the terminal and outputs a signal for controlling the output of the speaker at the Q terminal, or an equivalent circuit thereof.
KR1020150054014A 2015-04-16 2015-04-16 Speaker preset circuit KR101623002B1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR1020150054014A KR101623002B1 (en) 2015-04-16 2015-04-16 Speaker preset circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1020150054014A KR101623002B1 (en) 2015-04-16 2015-04-16 Speaker preset circuit

Publications (1)

Publication Number Publication Date
KR101623002B1 true KR101623002B1 (en) 2016-05-20

Family

ID=56103954

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1020150054014A KR101623002B1 (en) 2015-04-16 2015-04-16 Speaker preset circuit

Country Status (1)

Country Link
KR (1) KR101623002B1 (en)

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO1993014611A1 (en) 1992-01-09 1993-07-22 Square D Company Improved audio distribution system
US20070121962A1 (en) 2005-11-07 2007-05-31 Kazuki Adachi Audio signal output control device that suppresses pop sound

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO1993014611A1 (en) 1992-01-09 1993-07-22 Square D Company Improved audio distribution system
US20070121962A1 (en) 2005-11-07 2007-05-31 Kazuki Adachi Audio signal output control device that suppresses pop sound

Similar Documents

Publication Publication Date Title
TW200613941A (en) Switching regulator control circuit and switching regulator
KR101623002B1 (en) Speaker preset circuit
JP2017063399A (en) Ringing suppression circuit
EP1621971A3 (en) Circuit and method for controlling a power cut-off protection circuit
AU2015295858B2 (en) Use of a display element of a converter, method for operating a converter, and converter
CN210469720U (en) Voice switch circuit and voice device
HU224942B1 (en) Programmable controller
US11238910B2 (en) Control signal generator and driving method thereof
TW200513036A (en) Delay stage insensitive to operating voltage and delay circuit including the same
RU2331977C2 (en) Voltage switch with over current protection
KR19990086022A (en) Hold / Reset mode selection counter and its execution method
US6570515B2 (en) Decoder for reducing test time for detecting defective switches in a digital-to-analog converter
KR20070083860A (en) Driver circuit for reducing the effects of disturbances on the duty cycle of a digital signal on a bus conductor
KR101100754B1 (en) Timer circuit with double buffer structure
US6842044B1 (en) Glitch-free receivers for bi-directional, simultaneous data bus
CN114553214B (en) Automatic level switching circuit, method and system
KR102224138B1 (en) Circuit apparatus
CN108809291B (en) Level conversion circuit and electronic device
JP4057611B2 (en) Ternary signal generation circuit
JP2002290215A (en) Comparator with offset
JP2008258966A (en) Vth shift circuit and d/a converter
KR20160062493A (en) Battery management apparatus
KR20170069510A (en) Circuit for setting test mode and semiconductor device including the same
CN112103906A (en) Short-circuit protection circuit, power supply, electric equipment and short-circuit protection system
JP2002116819A (en) Relay monitoring device

Legal Events

Date Code Title Description
GRNT Written decision to grant
FPAY Annual fee payment

Payment date: 20190517

Year of fee payment: 4