KR101369443B1 - 파워 복원 후 리로드 기능을 갖는 캐시 - Google Patents

파워 복원 후 리로드 기능을 갖는 캐시 Download PDF

Info

Publication number
KR101369443B1
KR101369443B1 KR1020127025911A KR20127025911A KR101369443B1 KR 101369443 B1 KR101369443 B1 KR 101369443B1 KR 1020127025911 A KR1020127025911 A KR 1020127025911A KR 20127025911 A KR20127025911 A KR 20127025911A KR 101369443 B1 KR101369443 B1 KR 101369443B1
Authority
KR
South Korea
Prior art keywords
cache
power
tag
tags
data
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
KR1020127025911A
Other languages
English (en)
Korean (ko)
Other versions
KR20130036221A (ko
Inventor
필립 엔쥐
짐셰드 비. 미르자
안토니 아사로
Original Assignee
에이티아이 테크놀로지스 유엘씨
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 에이티아이 테크놀로지스 유엘씨 filed Critical 에이티아이 테크놀로지스 유엘씨
Publication of KR20130036221A publication Critical patent/KR20130036221A/ko
Application granted granted Critical
Publication of KR101369443B1 publication Critical patent/KR101369443B1/ko
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/24—Resetting means
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
    • G06F12/0862—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches with prefetch
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
    • G06F12/0866—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches for peripheral storage systems, e.g. disk cache
    • G06F12/0868—Data transfer between cache memory and other subsystems, e.g. storage devices or host systems
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F2212/00—Indexing scheme relating to accessing, addressing or allocation within memory systems or architectures
    • G06F2212/10—Providing a specific technical effect
    • G06F2212/1028—Power efficiency
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F2212/00—Indexing scheme relating to accessing, addressing or allocation within memory systems or architectures
    • G06F2212/60—Details of cache memory
    • G06F2212/6024—History based prefetching
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02D—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
    • Y02D10/00—Energy efficient computing, e.g. low power processors, power management or thermal management

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
  • Techniques For Improving Reliability Of Storages (AREA)
KR1020127025911A 2010-03-03 2011-02-28 파워 복원 후 리로드 기능을 갖는 캐시 Active KR101369443B1 (ko)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US12/716,391 US8495300B2 (en) 2010-03-03 2010-03-03 Cache with reload capability after power restoration
US12/716,391 2010-03-03
PCT/IB2011/000597 WO2011107882A2 (en) 2010-03-03 2011-02-28 Cache with reload capability after power restoration

Publications (2)

Publication Number Publication Date
KR20130036221A KR20130036221A (ko) 2013-04-11
KR101369443B1 true KR101369443B1 (ko) 2014-03-04

Family

ID=44532289

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1020127025911A Active KR101369443B1 (ko) 2010-03-03 2011-02-28 파워 복원 후 리로드 기능을 갖는 캐시

Country Status (6)

Country Link
US (1) US8495300B2 (enExample)
EP (1) EP2542975B1 (enExample)
JP (1) JP5570621B2 (enExample)
KR (1) KR101369443B1 (enExample)
CN (1) CN102971716B (enExample)
WO (1) WO2011107882A2 (enExample)

Families Citing this family (31)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8745134B1 (en) 2011-03-04 2014-06-03 Zynga Inc. Cross social network data aggregation
US8332488B1 (en) * 2011-03-04 2012-12-11 Zynga Inc. Multi-level cache with synch
US8347322B1 (en) 2011-03-31 2013-01-01 Zynga Inc. Social network application programming interface
US10135776B1 (en) 2011-03-31 2018-11-20 Zynga Inc. Cross platform social networking messaging system
US8522137B1 (en) 2011-06-30 2013-08-27 Zynga Inc. Systems, methods, and machine readable media for social network application development using a custom markup language
JP5803614B2 (ja) * 2011-11-29 2015-11-04 ソニー株式会社 不揮発性キャッシュメモリ、不揮発性キャッシュメモリの処理方法、コンピュータシステム
US9507534B2 (en) * 2011-12-30 2016-11-29 Intel Corporation Home agent multi-level NVM memory architecture
US8972665B2 (en) * 2012-06-15 2015-03-03 International Business Machines Corporation Cache set selective power up
US9026741B1 (en) * 2012-06-30 2015-05-05 Emc Corporation System and method for warming cache
WO2014030249A1 (ja) * 2012-08-24 2014-02-27 株式会社日立製作所 ボリュームのｉ／ｏ性能の検証システム及び検証方法
US9183144B2 (en) * 2012-12-14 2015-11-10 Intel Corporation Power gating a portion of a cache memory
JP6092019B2 (ja) * 2013-06-25 2017-03-08 株式会社東芝 プロセッサ
KR101864831B1 (ko) * 2013-06-28 2018-06-05 세종대학교산학협력단 가상 캐시를 포함하는 메모리 및 그 관리 방법
US9772782B2 (en) 2014-05-21 2017-09-26 Seagate Technology Llc Non-volatile complement data cache
US20150363319A1 (en) * 2014-06-12 2015-12-17 Netapp, Inc. Fast warm-up of host flash cache after node failover
US10339023B2 (en) 2014-09-25 2019-07-02 Intel Corporation Cache-aware adaptive thread scheduling and migration
JP5974133B1 (ja) 2015-03-20 2016-08-23 株式会社東芝 メモリシステム
US10139891B2 (en) * 2015-06-23 2018-11-27 Honeywell International Inc. Systems and methods of power-safe control panel installation
US10423418B2 (en) 2015-11-30 2019-09-24 International Business Machines Corporation Method for maintaining a branch prediction history table
US10318428B2 (en) 2016-09-12 2019-06-11 Microsoft Technology Licensing, Llc Power aware hash function for cache memory mapping
US10489296B2 (en) 2016-09-22 2019-11-26 International Business Machines Corporation Quality of cache management in a computer
US10338855B2 (en) * 2016-12-08 2019-07-02 International Business Machines Corporation Optimized reading of multiple objects from tape
US10591978B2 (en) 2017-05-30 2020-03-17 Microsoft Technology Licensing, Llc Cache memory with reduced power consumption mode
US10241561B2 (en) 2017-06-13 2019-03-26 Microsoft Technology Licensing, Llc Adaptive power down of intra-chip interconnect
US10229061B2 (en) 2017-07-14 2019-03-12 International Business Machines Corporation Method and arrangement for saving cache power
JP7142289B2 (ja) * 2018-08-23 2022-09-27 日本電信電話株式会社 プロセッサ、多階層キャッシュメモリの制御方法、及び多階層キャッシュメモリの制御プログラム
US11507174B2 (en) * 2020-02-25 2022-11-22 Qualcomm Incorporated System physical address size aware cache memory
US11307634B1 (en) 2021-01-28 2022-04-19 Red Hat, Inc. Maintaining historical power level metadata for dynamic voltage and frequency scaling of processor instructions
US12164431B2 (en) * 2021-11-30 2024-12-10 Red Hat, Inc. Managing prefetching operations for drives in distributed storage systems
US12013784B2 (en) * 2022-01-07 2024-06-18 Centaur Technology, Inc. Prefetch state cache (PSC)
KR20240133288A (ko) 2023-02-28 2024-09-04 삼성전자주식회사 스토리지 시스템의 메모리를 관리하는 방법 및 장치

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7647452B1 (en) * 2005-11-15 2010-01-12 Sun Microsystems, Inc. Re-fetching cache memory enabling low-power modes

Family Cites Families (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0747335B2 (ja) * 1988-08-05 1995-05-24 株式会社日立製作所 文字発生装置および文字発生方法
US5632038A (en) * 1994-02-22 1997-05-20 Dell Usa, L.P. Secondary cache system for portable computer
US6795896B1 (en) * 2000-09-29 2004-09-21 Intel Corporation Methods and apparatuses for reducing leakage power consumption in a processor
US6983388B2 (en) * 2000-10-25 2006-01-03 Agere Systems Inc. Method and apparatus for reducing leakage power in a cache memory by using a timer control signal that removes power to associated cache lines
US20030145241A1 (en) * 2002-01-30 2003-07-31 Zhigang Hu Method and apparatus for reducing leakage power in a cache memory using adaptive time-based decay
US7934054B1 (en) * 2005-11-15 2011-04-26 Oracle America, Inc. Re-fetching cache memory enabling alternative operational modes
CN100435118C (zh) * 2005-12-05 2008-11-19 英业达股份有限公司 高速缓存数据回存方法
CN100456253C (zh) * 2005-12-28 2009-01-28 英业达股份有限公司 存储系统的高速缓存数据的保护方法

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7647452B1 (en) * 2005-11-15 2010-01-12 Sun Microsystems, Inc. Re-fetching cache memory enabling low-power modes

Also Published As

Publication number Publication date
JP2013521559A (ja) 2013-06-10
JP5570621B2 (ja) 2014-08-13
EP2542975A4 (en) 2013-12-11
CN102971716A (zh) 2013-03-13
US8495300B2 (en) 2013-07-23
US20110219190A1 (en) 2011-09-08
WO2011107882A2 (en) 2011-09-09
CN102971716B (zh) 2015-06-17
KR20130036221A (ko) 2013-04-11
EP2542975B1 (en) 2018-02-21
WO2011107882A3 (en) 2011-11-17
EP2542975A2 (en) 2013-01-09

Similar Documents

Publication Publication Date Title
KR101369443B1 (ko) 파워 복원 후 리로드 기능을 갖는 캐시
Eisenman et al. Reducing DRAM footprint with NVM in Facebook
US10379746B2 (en) Information processing apparatus, storage device, and computer program product
Makatos et al. Using transparent compression to improve SSD-based I/O caches
US9529537B2 (en) Storage system and storage method
US20160062691A1 (en) Method for controlling memory device to achieve more power saving and related apparatus thereof
WO2011033600A1 (ja) 仮想記憶管理装置
CN105630405B (zh) 一种存储系统及采用该存储系统的读写方法
Cong et al. An energy-efficient adaptive hybrid cache
US11704248B2 (en) Retaining cache entries of a processor core during a powered-down state
US20170046260A1 (en) Storage device and method for saving write cache data
US12066938B2 (en) Data pattern based cache management
Li et al. Baryon: Efficient hybrid memory management with compression and sub-blocking
US7809884B1 (en) Data storage system power management
Xu et al. CLRU: A new page replacement algorithm for NAND flash-based consumer electronics
CN101807212B (zh) 嵌入式文件系统的缓存方法及嵌入式文件系统的缓存装置
JP2008535067A (ja) キャッシュミスにおける電力消費を減少させるグローバル修正インジケータ
US10403351B1 (en) Save and restore scoreboard
Wu Performance and Reliability Study and Exploration of NAND Flash-based Solid State Drives

Legal Events

Date Code Title Description
PA0105 International application

Patent event date: 20121002

Patent event code: PA01051R01D

Comment text: International Patent Application

PG1501 Laying open of application
A201 Request for examination
A302 Request for accelerated examination
PA0201 Request for examination

Patent event code: PA02012R01D

Patent event date: 20130625

Comment text: Request for Examination of Application

PA0302 Request for accelerated examination

Patent event date: 20130625

Patent event code: PA03022R01D

Comment text: Request for Accelerated Examination

E902 Notification of reason for refusal
PE0902 Notice of grounds for rejection

Comment text: Notification of reason for refusal

Patent event date: 20130715

Patent event code: PE09021S01D

E701 Decision to grant or registration of patent right
PE0701 Decision of registration

Patent event code: PE07011S01D

Comment text: Decision to Grant Registration

Patent event date: 20131125

GRNT Written decision to grant
PR0701 Registration of establishment

Comment text: Registration of Establishment

Patent event date: 20140225

Patent event code: PR07011E01D

PR1002 Payment of registration fee

Payment date: 20140226

End annual number: 3

Start annual number: 1

PG1601 Publication of registration
FPAY Annual fee payment

Payment date: 20170201

Year of fee payment: 4

PR1001 Payment of annual fee

Payment date: 20170201

Start annual number: 4

End annual number: 4

FPAY Annual fee payment

Payment date: 20180201

Year of fee payment: 5

PR1001 Payment of annual fee

Payment date: 20180201

Start annual number: 5

End annual number: 5

FPAY Annual fee payment

Payment date: 20190129

Year of fee payment: 6

PR1001 Payment of annual fee

Payment date: 20190129

Start annual number: 6

End annual number: 6

FPAY Annual fee payment

Payment date: 20200129

Year of fee payment: 7

PR1001 Payment of annual fee

Payment date: 20200129

Start annual number: 7

End annual number: 7

PR1001 Payment of annual fee

Payment date: 20210127

Start annual number: 8

End annual number: 8

PR1001 Payment of annual fee

Payment date: 20230221

Start annual number: 10

End annual number: 10

PR1001 Payment of annual fee

Payment date: 20240222

Start annual number: 11

End annual number: 11

PR1001 Payment of annual fee

Payment date: 20250218

Start annual number: 12

End annual number: 12