KR101336516B1 - Ｅｄａ 툴 설계 뷰들에서 정보를 보호하기 위한 방법 및프로그램 제품 - Google Patents

Ｅｄａ 툴 설계 뷰들에서 정보를 보호하기 위한 방법 및프로그램 제품 Download PDF

Info

Publication number
KR101336516B1
KR101336516B1 KR1020087013174A KR20087013174A KR101336516B1 KR 101336516 B1 KR101336516 B1 KR 101336516B1 KR 1020087013174 A KR1020087013174 A KR 1020087013174A KR 20087013174 A KR20087013174 A KR 20087013174A KR 101336516 B1 KR101336516 B1 KR 101336516B1
Authority
KR
South Korea
Prior art keywords
design
names
name
delete delete
protected
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
KR1020087013174A
Other languages
English (en)
Korean (ko)
Other versions
KR20080072028A (ko
Inventor
마이클 더블유. 듀어
존 더블유. 울세이
Original Assignee
프리스케일 세미컨덕터, 인크.
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 프리스케일 세미컨덕터, 인크. filed Critical 프리스케일 세미컨덕터, 인크.
Publication of KR20080072028A publication Critical patent/KR20080072028A/ko
Application granted granted Critical
Publication of KR101336516B1 publication Critical patent/KR101336516B1/ko
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F21/00—Security arrangements for protecting computers, components thereof, programs or data against unauthorised activity
    • G06F21/10—Protecting distributed programs or content, e.g. vending or licensing of copyrighted material ; Digital rights management [DRM]
    • G06F21/12—Protecting executable software
    • G06F21/14—Protecting executable software against software analysis or reverse engineering, e.g. by obfuscation
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F21/00—Security arrangements for protecting computers, components thereof, programs or data against unauthorised activity
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F21/00—Security arrangements for protecting computers, components thereof, programs or data against unauthorised activity
    • G06F21/60—Protecting data
    • G06F21/62—Protecting access to data via a platform, e.g. using keys or access control rules
    • G06F21/6209—Protecting access to data via a platform, e.g. using keys or access control rules to a single file or object, e.g. in a secure envelope, encrypted and accessed using a key, or with access control rules appended to the object itself
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F21/00—Security arrangements for protecting computers, components thereof, programs or data against unauthorised activity
    • G06F21/70—Protecting specific internal or peripheral components, in which the protection of a component leads to protection of the entire computer
    • G06F21/71—Protecting specific internal or peripheral components, in which the protection of a component leads to protection of the entire computer to assure secure computing or processing of information
    • G06F21/76—Protecting specific internal or peripheral components, in which the protection of a component leads to protection of the entire computer to assure secure computing or processing of information in application-specific integrated circuits [ASIC] or field-programmable devices, e.g. field-programmable gate arrays [FPGA] or programmable logic devices [PLD]

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • Software Systems (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Security & Cryptography (AREA)
  • General Engineering & Computer Science (AREA)
  • Technology Law (AREA)
  • Multimedia (AREA)
  • Health & Medical Sciences (AREA)
  • Bioethics (AREA)
  • General Health & Medical Sciences (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Mathematical Physics (AREA)
  • Design And Manufacture Of Integrated Circuits (AREA)
  • Semiconductor Integrated Circuits (AREA)
  • Storage Device Security (AREA)
KR1020087013174A 2005-11-30 2006-10-26 Ｅｄａ 툴 설계 뷰들에서 정보를 보호하기 위한 방법 및프로그램 제품 Expired - Fee Related KR101336516B1 (ko)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US11/290,368 US7437698B2 (en) 2005-11-30 2005-11-30 Method and program product for protecting information in EDA tool design views
US11/290,368 2005-11-30
PCT/US2006/060261 WO2007102887A2 (en) 2005-11-30 2006-10-26 Method and program product for protecting information in eda tool design views

Publications (2)

Publication Number Publication Date
KR20080072028A KR20080072028A (ko) 2008-08-05
KR101336516B1 true KR101336516B1 (ko) 2013-12-03

Family

ID=38088978

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1020087013174A Expired - Fee Related KR101336516B1 (ko) 2005-11-30 2006-10-26 Ｅｄａ 툴 설계 뷰들에서 정보를 보호하기 위한 방법 및프로그램 제품

Country Status (6)

Country Link
US (1) US7437698B2 (enExample)
EP (1) EP1958107A2 (enExample)
JP (1) JP2009518717A (enExample)
KR (1) KR101336516B1 (enExample)
CN (1) CN101395609B (enExample)
WO (1) WO2007102887A2 (enExample)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR20200089453A (ko) * 2019-01-17 2020-07-27 주식회사 쓰리데이즈 데이터베이스 관리 시스템

Families Citing this family (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7543265B1 (en) * 2006-04-26 2009-06-02 Altera Corporation Method for early logic mapping during FPGA synthesis
TWI320913B (en) * 2006-08-30 2010-02-21 Via Tech Inc Methods, systems and computer-readable storage medium for shading process compiling of 3d computer graphics
US7784013B2 (en) * 2007-01-03 2010-08-24 PDF Acquisition Corp Method for the definition of a library of application-domain-specific logic cells
US7925940B2 (en) * 2007-10-17 2011-04-12 Synopsys, Inc. Enhancing speed of simulation of an IC design while testing scan circuitry
US7941774B2 (en) * 2008-08-04 2011-05-10 Texas Instruments Incorporated Partial timing modeling for gate level simulation
US20100199233A1 (en) * 2009-01-30 2010-08-05 Petunin Vladimir V Uniquely Marking Products And Product Design Data
US9805221B2 (en) * 2011-12-21 2017-10-31 Intel Corporation Incorporating access control functionality into a system on a chip (SoC)
US9984194B2 (en) * 2015-09-15 2018-05-29 Arm Limited Integrated circuit design
JP6578841B2 (ja) * 2015-09-17 2019-09-25 日本電気株式会社 難読化装置、方法およびプログラム
US9858398B2 (en) * 2015-10-30 2018-01-02 Synopsys, Inc. Deterministic identifiers for source code elements
CN106815387A (zh) * 2015-12-02 2017-06-09 北京华大九天软件有限公司 一种采用指定View进行网表输出的方法
KR101881915B1 (ko) * 2018-06-14 2018-07-26 에스브이디 주식회사 차량 설계를 위한 플러그인 시스템
US11023646B2 (en) 2019-06-18 2021-06-01 Samsung Electronics Co., Ltd. Hierarchical clock tree construction based on constraints
CN112560401B (zh) * 2020-12-22 2024-04-09 成都海光微电子技术有限公司 Verilog文件转换方法、装置、存储介质及设备
CN112818616B (zh) * 2021-01-15 2024-03-12 珠海泰芯半导体有限公司 管脚命名方法、寄存器激励源添加方法及电子装置

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20050229128A1 (en) 2004-04-05 2005-10-13 Synopsys Inc. Hierarchical signal integrity analysis using interface logic models
US7168041B1 (en) 2002-06-10 2007-01-23 Cadence Design Systems, Inc. Method and apparatus for table and HDL based design entry

Family Cites Families (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5937190A (en) 1994-04-12 1999-08-10 Synopsys, Inc. Architecture and methods for a hardware description language source level analysis and debugging system
US5963454A (en) * 1996-09-25 1999-10-05 Vlsi Technology, Inc. Method and apparatus for efficiently implementing complex function blocks in integrated circuit designs
JPH10187767A (ja) * 1996-12-24 1998-07-21 Mitsubishi Electric Corp パラメータ化ｈｄｌ記述方法、論理合成装置および論理合成プログラムを記録した媒体
US6263483B1 (en) 1998-02-20 2001-07-17 Lsi Logic Corporation Method of accessing the generic netlist created by synopsys design compilier
JP2002230061A (ja) * 2001-01-30 2002-08-16 Matsushita Electric Ind Co Ltd 半導体回路接続データベース及びこれを用いた半導体回路設計方法
US20030004699A1 (en) 2001-06-04 2003-01-02 Choi Charles Y. Method and apparatus for evaluating an integrated circuit model
US6886140B2 (en) 2002-01-17 2005-04-26 Micron Technology, Inc. Fast algorithm to extract flat information from hierarchical netlists
US6868531B1 (en) * 2002-12-27 2005-03-15 Unisys Corporation Generation of ordered interconnect output from an HDL representation of a circuit
JP4776172B2 (ja) * 2004-02-17 2011-09-21 株式会社リコー Ｌｓｉ設計・製造システムのセキュリティ方式
JP2007026178A (ja) * 2005-07-19 2007-02-01 Canon Inc データ生成装置、及び方法
US7325215B2 (en) * 2005-08-31 2008-01-29 Lsi Logic Corporation Timing violation debugging inside place and route tool

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7168041B1 (en) 2002-06-10 2007-01-23 Cadence Design Systems, Inc. Method and apparatus for table and HDL based design entry
US20050229128A1 (en) 2004-04-05 2005-10-13 Synopsys Inc. Hierarchical signal integrity analysis using interface logic models

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR20200089453A (ko) * 2019-01-17 2020-07-27 주식회사 쓰리데이즈 데이터베이스 관리 시스템
KR102150335B1 (ko) 2019-01-17 2020-09-01 주식회사 쓰리데이즈 데이터베이스 관리 시스템

Also Published As

Publication number Publication date
KR20080072028A (ko) 2008-08-05
EP1958107A2 (en) 2008-08-20
WO2007102887A2 (en) 2007-09-13
US20070124717A1 (en) 2007-05-31
WO2007102887A3 (en) 2008-12-04
CN101395609A (zh) 2009-03-25
US7437698B2 (en) 2008-10-14
CN101395609B (zh) 2012-05-30
JP2009518717A (ja) 2009-05-07

Similar Documents

Publication Publication Date Title
Lavagno et al. EDA for IC implementation, circuit design, and process technology
US6292931B1 (en) RTL analysis tool
US6378123B1 (en) Method of handling macro components in circuit design synthesis
US6289498B1 (en) VDHL/Verilog expertise and gate synthesis automation system
US6421818B1 (en) Efficient top-down characterization method
US6836877B1 (en) Automatic synthesis script generation for synopsys design compiler
US6263483B1 (en) Method of accessing the generic netlist created by synopsys design compilier
US6205572B1 (en) Buffering tree analysis in mapped design
Girczyc et al. Increasing design quality and engineering productivity through design reuse
Gubbi et al. Survey of machine learning for electronic design automation
US10896280B1 (en) Netlist abstraction for circuit design floorplanning
US7437698B2 (en) Method and program product for protecting information in EDA tool design views
US6289491B1 (en) Netlist analysis tool by degree of conformity
CN102902839A (zh) 管理集成电路设计的装置和方法
US7743352B2 (en) Computer implemented method of high-level synthesis for the efficient verification of computer software
US20120072876A1 (en) Method and apparatus for reducing x-pessimism in gate-level simulation and verification
US20100275168A1 (en) Design method of semiconductor integrated circuit device and program
US20050246673A1 (en) Method and system for performing static timing analysis on digital electronic circuits
Mohamed IP cores design from specifications to production: Modeling, verification, optimization, and protection
Hemani Charting the EDA roadmap
Kommuru et al. ASIC design flow tutorial using synopsys tools
Golshan ASIC Design Implementation Process
Veendrick Very-Large-Scale Integration (VLSI) and ASICs
Shastri High-Level Synthesis in VLSI Design
Sengupta Cognizance on intellectual property: A high-level perspective [hardware matters]

Legal Events

Date Code Title Description
PA0105 International application

St.27 status event code: A-0-1-A10-A15-nap-PA0105

PG1501 Laying open of application

St.27 status event code: A-1-1-Q10-Q12-nap-PG1501

R18-X000 Changes to party contact information recorded

St.27 status event code: A-3-3-R10-R18-oth-X000

R18-X000 Changes to party contact information recorded

St.27 status event code: A-3-3-R10-R18-oth-X000

R18-X000 Changes to party contact information recorded

St.27 status event code: A-3-3-R10-R18-oth-X000

A201 Request for examination
E13-X000 Pre-grant limitation requested

St.27 status event code: A-2-3-E10-E13-lim-X000

P11-X000 Amendment of application requested

St.27 status event code: A-2-2-P10-P11-nap-X000

P13-X000 Application amended

St.27 status event code: A-2-2-P10-P13-nap-X000

PA0201 Request for examination

St.27 status event code: A-1-2-D10-D11-exm-PA0201

R18-X000 Changes to party contact information recorded

St.27 status event code: A-3-3-R10-R18-oth-X000

E902 Notification of reason for refusal
PE0902 Notice of grounds for rejection

St.27 status event code: A-1-2-D10-D21-exm-PE0902

P11-X000 Amendment of application requested

St.27 status event code: A-2-2-P10-P11-nap-X000

P13-X000 Application amended

St.27 status event code: A-2-2-P10-P13-nap-X000

E701 Decision to grant or registration of patent right
PE0701 Decision of registration

St.27 status event code: A-1-2-D10-D22-exm-PE0701

GRNT Written decision to grant
PR0701 Registration of establishment

St.27 status event code: A-2-4-F10-F11-exm-PR0701

PR1002 Payment of registration fee

St.27 status event code: A-2-2-U10-U12-oth-PR1002

Fee payment year number: 1

PG1601 Publication of registration

St.27 status event code: A-4-4-Q10-Q13-nap-PG1601

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 4

PN2301 Change of applicant

St.27 status event code: A-5-5-R10-R13-asn-PN2301

St.27 status event code: A-5-5-R10-R11-asn-PN2301

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 5

FPAY Annual fee payment

Payment date: 20181112

Year of fee payment: 6

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 6

PC1903 Unpaid annual fee

St.27 status event code: A-4-4-U10-U13-oth-PC1903

Not in force date: 20191128

Payment event data comment text: Termination Category : DEFAULT_OF_REGISTRATION_FEE

PC1903 Unpaid annual fee

St.27 status event code: N-4-6-H10-H13-oth-PC1903

Ip right cessation event data comment text: Termination Category : DEFAULT_OF_REGISTRATION_FEE

Not in force date: 20191128