KR101166996B1 - Substrate for manufacturing flat panel display device - Google Patents
Substrate for manufacturing flat panel display device Download PDFInfo
- Publication number
- KR101166996B1 KR101166996B1 KR20100137918A KR20100137918A KR101166996B1 KR 101166996 B1 KR101166996 B1 KR 101166996B1 KR 20100137918 A KR20100137918 A KR 20100137918A KR 20100137918 A KR20100137918 A KR 20100137918A KR 101166996 B1 KR101166996 B1 KR 101166996B1
- Authority
- KR
- South Korea
- Prior art keywords
- mark
- substrate
- display device
- alignment
- manufacturing
- Prior art date
Links
Images
Landscapes
- Engineering & Computer Science (AREA)
- Manufacturing & Machinery (AREA)
- Physics & Mathematics (AREA)
- Electroluminescent Light Sources (AREA)
- Exposure And Positioning Against Photoresist Photosensitive Materials (AREA)
- General Physics & Mathematics (AREA)
- Plasma & Fusion (AREA)
- Liquid Crystal (AREA)
Abstract
BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to a substrate for manufacturing a display device, wherein a substrate for manufacturing a display device according to the present invention is divided into unit area sizes of each exposure of an exposure process during a photolithography process, and at least two array substrates are formed. A subregion in which the regions are arranged with a space between them; And at least two alignment marks formed in the spaced space between the array substrate forming regions. As a result, a substrate for manufacturing a display device that can prevent a difference in contrast between alignment marks arranged on both sides is provided.
Description
BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to a substrate for manufacturing a display device, and more particularly to a substrate for manufacturing a display device, which can prevent misalignment due to a contrast difference between alignment marks arranged for alignment of substrates between processes during manufacturing of the display device substrate. It is about.
In general, a display device displays an image by using a capacitor or a switching element such as a thin film transistor (TFT) that controls each pixel and electrodes disposed on each pixel, and the elements are arranged. The formed substrate is called an array substrate.
Electrodes or elements of an array substrate of a display device are generally implemented through a process such as a thin film forming process, a photolithograpy process, and an etching process.
Such an array substrate of a display panel includes a plurality of individual array substrates simultaneously formed on a main substrate for convenience of a process, and a plurality of display panel panels are obtained through a cutting process after the process.
Furthermore, in order to manufacture a small display panel for a cell phone or a PDA having a small size of an individual array substrate, the main substrate is divided into sub areas of each mask unit in the photolithography process, and each sub area is used. In the process, a plurality of individual array substrates are arranged to facilitate the process.
1 is an example of a panel for a small display device, in which a
In addition, each
However, when the
Therefore, an object of the present invention is to solve such a conventional problem, by placing the alignment mark in the space between the array substrate forming regions arranged in each sub-region, between the alignment marks arranged on both sides It is an object of the present invention to provide a substrate for manufacturing a display device which can prevent a contrast difference caused by an exposure decolor.
In addition, the alignment mark is formed by setting the negative mark and the positive mark as one set, and the negative mark is disposed so as to face the edge in the array substrate forming area, so that the recognition rate of the alignment mark is reduced even when the contrast difference due to the exposure decolor is generated. It is to provide a substrate for manufacturing a display device that can prevent the degradation.
According to the present invention, in the substrate for manufacturing a display device, the subdivision is divided into the unit area size of each exposure of the exposure process during the photolithography process, and at least two array substrate forming regions are arranged with the spaced apart space therebetween. domain; And at least two alignment marks formed in the spaced spaces of the array substrate forming region shies.
Here, it is preferable that the alignment mark is a set of a positive mark in an embossed form and a negative mark in an engraved form.
The positive mark may be disposed toward the center of the sub area, and the negative mark may be disposed toward the edge of the sub area.
In addition, the alignment mark preferably includes a first mark portion having a cross shape and a second mark portion having a zigzag shape disposed outside the first mark portion.
According to the present invention, there is provided a display device manufacturing substrate which can prevent the contrast difference caused by the exposure decolor between alignment marks arranged on both sides by placing the alignment mark in the sub-region.
In addition, the alignment mark is composed of a negative mark and a positive mark in one set, and the negative mark is disposed so that the negative mark faces the edge in the sub area, so that even if the contrast difference due to the exposure discolor occurs in the edge portion of the sub area, the alignment is aligned. Provided is a substrate for manufacturing a display device which can prevent the recognition rate of a mark from being lowered.
1 is a front view of a substrate for manufacturing a conventional display device;
2 is a front view of a substrate for manufacturing a display device of the present invention;
3 is a front view of a substrate for manufacturing a display device according to another embodiment of the present invention;
4 is an enlarged view of an alignment mark of a substrate for manufacturing a display device according to another exemplary embodiment of the present invention.
Prior to the description, components having the same configuration are denoted by the same reference numerals as those in the first embodiment. In other embodiments, configurations different from those of the first embodiment will be described do.
Hereinafter, a substrate for manufacturing a display device according to a first embodiment of the present invention will be described in detail with reference to the accompanying drawings.
2 is a front view of a substrate for manufacturing a display device of the present invention.
As shown in the drawing, the substrate for manufacturing a display device according to the present invention includes a
The
The
As described above, when the
In the present invention, since the contrast difference occurs due to the exposure decolor in the outer portion of the
Therefore, the present invention reduces the error action time through the alignment error occurrence, thereby providing an effect of improving the overall process yield.
3 is a front view of a substrate for manufacturing a display device according to another embodiment of the present invention, and FIG. 4 is an enlarged view of an alignment mark of the substrate for manufacturing a display device according to another embodiment of the present invention.
As shown in FIG. 3, the substrate for manufacturing a display device according to another embodiment of the present invention has a positive mark in which an
That is, in the present embodiment, the alignment mark 120 'is disposed on the outer side of the
Since the
In particular, in the alignment mark 120 'according to another embodiment of the present invention, the
In addition, since alignment is performed with the
In addition, alignment is performed by performing an alignment process by performing a first alignment using a
The scope of the present invention is not limited to the above-described embodiments, but may be embodied in various forms of embodiments within the scope of the appended claims. Without departing from the gist of the invention claimed in the claims, it is intended that any person skilled in the art to which the present invention pertains falls within the scope of the claims described in the present invention to various extents which can be modified.
110: main substrate, 111: sub-region, 113: array substrate forming region, 114: separation space,
120: alignment mark, 121: first mark portion, 122: second mark portion, 120a: positive mark,
120b: negative mark
Claims (4)
A sub-region divided by a unit area size of each exposure in the exposure process of the photolithography process, wherein at least two array substrate forming regions are arranged with a separation space therebetween; And,
And an alignment mark for aligning at least two exposure masks formed in the spaced space between the array substrate forming regions.
The alignment mark is composed of a positive mark in an embossed form and a negative mark in an engraved form, and arranged symmetrically on both sides with respect to the center of the subregion.
And the negative mark is disposed closer to the center of the sub-region than to the positive mark.
The alignment mark is a substrate for manufacturing a display device, characterized in that it comprises a first mark portion having a cross shape and a second mark portion having a zigzag shape disposed outside the first mark portion.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR20100137918A KR101166996B1 (en) | 2010-12-29 | 2010-12-29 | Substrate for manufacturing flat panel display device |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR20100137918A KR101166996B1 (en) | 2010-12-29 | 2010-12-29 | Substrate for manufacturing flat panel display device |
Publications (2)
Publication Number | Publication Date |
---|---|
KR20120075977A KR20120075977A (en) | 2012-07-09 |
KR101166996B1 true KR101166996B1 (en) | 2012-07-24 |
Family
ID=46709777
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
KR20100137918A KR101166996B1 (en) | 2010-12-29 | 2010-12-29 | Substrate for manufacturing flat panel display device |
Country Status (1)
Country | Link |
---|---|
KR (1) | KR101166996B1 (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN106773417A (en) * | 2017-01-17 | 2017-05-31 | 友达光电(昆山)有限公司 | Display device |
Families Citing this family (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN112882275B (en) * | 2021-02-05 | 2021-11-09 | 惠科股份有限公司 | Color film substrate, manufacturing method thereof and display panel |
CN115274618A (en) * | 2021-04-30 | 2022-11-01 | 合肥京东方光电科技有限公司 | Light-emitting substrate and display device |
CN117117065A (en) * | 2022-05-16 | 2023-11-24 | 合肥京东方瑞晟科技有限公司 | Light-emitting substrate, backlight module and display device |
Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2007096239A (en) | 2005-09-30 | 2007-04-12 | Ricoh Co Ltd | Semiconductor wafer, layout setting method therefor, and reticle layout setting method |
-
2010
- 2010-12-29 KR KR20100137918A patent/KR101166996B1/en active IP Right Grant
Patent Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2007096239A (en) | 2005-09-30 | 2007-04-12 | Ricoh Co Ltd | Semiconductor wafer, layout setting method therefor, and reticle layout setting method |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN106773417A (en) * | 2017-01-17 | 2017-05-31 | 友达光电(昆山)有限公司 | Display device |
CN106773417B (en) * | 2017-01-17 | 2019-04-12 | 友达光电(昆山)有限公司 | Display device |
Also Published As
Publication number | Publication date |
---|---|
KR20120075977A (en) | 2012-07-09 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US9798167B2 (en) | Alignment system | |
CN107653436B (en) | Mask plate, manufacturing method thereof and evaporation method | |
US20180113354A1 (en) | Color film substrate, manufacturing method thereof and display device | |
US20180180920A1 (en) | Liquid crystal display panel and liquid crystal display apparatus | |
US20120229740A1 (en) | Color display apparatus and color filter thereof | |
US20210214836A1 (en) | Mask device and evaporation method | |
CN103293740B (en) | Display panels | |
KR101166996B1 (en) | Substrate for manufacturing flat panel display device | |
US9971203B2 (en) | Display substrate and display device | |
JP2007114275A (en) | Substrate device | |
CN107179625B (en) | Spacing unit of display panel, photomask and manufacturing method of display panel | |
US20170194139A1 (en) | Photo mask and exposure system | |
WO2019064419A1 (en) | Vapor deposition mask and vapor deposition mask manufacturing method | |
US8987759B2 (en) | Substrate for a display device | |
KR101296495B1 (en) | Exposing mask and method of exposing using the exposing mask | |
CN100447628C (en) | Manufacturing method for chromatic filter layer | |
CN105974643B (en) | Color membrane substrates and its manufacturing method | |
US20160041316A1 (en) | Display substrate and manufacturing method thereof, and display apparatus | |
US20150378204A1 (en) | Display panel and method for manufacturing the same and display device | |
KR102544324B1 (en) | Mask, and exposure method of display using therof | |
WO2015008667A1 (en) | Color filter, liquid-crystal display, and color-filter manufacturing method | |
US9905591B2 (en) | Array substrate comprising separating region and manfacturing method thereof,display apparatus | |
KR102259562B1 (en) | The exposure mask for liquid crystal display device and exposure method of liquid crystal display device using thereof | |
CN106653764A (en) | Display substrate and preparation method thereof, display panel and display device | |
US10261365B2 (en) | Liquid crystal display panel and manufacturing method thereof |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A201 | Request for examination | ||
E701 | Decision to grant or registration of patent right | ||
GRNT | Written decision to grant | ||
FPAY | Annual fee payment |
Payment date: 20150617 Year of fee payment: 4 |
|
FPAY | Annual fee payment |
Payment date: 20160616 Year of fee payment: 5 |
|
FPAY | Annual fee payment |
Payment date: 20170621 Year of fee payment: 6 |