KR100259387B1 - Vacuum deposition apparatus - Google Patents

Vacuum deposition apparatus Download PDF

Info

Publication number
KR100259387B1
KR100259387B1 KR1019930021717A KR930021717A KR100259387B1 KR 100259387 B1 KR100259387 B1 KR 100259387B1 KR 1019930021717 A KR1019930021717 A KR 1019930021717A KR 930021717 A KR930021717 A KR 930021717A KR 100259387 B1 KR100259387 B1 KR 100259387B1
Authority
KR
South Korea
Prior art keywords
chip
coating
vacuum deposition
deposition apparatus
mirror
Prior art date
Application number
KR1019930021717A
Other languages
Korean (ko)
Other versions
KR950012585A (en
Inventor
이재호
Original Assignee
윤종용
삼성전자주식회사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 윤종용, 삼성전자주식회사 filed Critical 윤종용
Priority to KR1019930021717A priority Critical patent/KR100259387B1/en
Publication of KR950012585A publication Critical patent/KR950012585A/en
Application granted granted Critical
Publication of KR100259387B1 publication Critical patent/KR100259387B1/en

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/22Diffusion of impurity materials, e.g. doping materials, electrode materials, into or out of a semiconductor body, or between semiconductor regions; Interactions between two or more impurities; Redistribution of impurities
    • H01L21/223Diffusion of impurity materials, e.g. doping materials, electrode materials, into or out of a semiconductor body, or between semiconductor regions; Interactions between two or more impurities; Redistribution of impurities using diffusion into or out of a solid from or into a gaseous phase

Abstract

PURPOSE: A vacuum deposition apparatus for mirror surface coating is provided to accurately control reflective index coating by mounting a jig capable of coating optical devices while monitoring the characteristics of the optical devices within the vacuum deposition apparatus. CONSTITUTION: In the vacuum deposition apparatus where a chip assembly(7) is formed on a sample holding jig(5), first and second photo diodes(11,13) are formed on upper and lower parts of one side of the sample holding jig(5). In addition, a chip(10) is coupled to a front end of the chip assembly(7). An optical guide groove(14) is formed on the chip assembly(7) so that the light emitted from a rear surface of the chip(10) can be induced to the first photo diode(11). The first and second photo diodes(11,13) detect respective optical signals as electrical signals, which are compared each other to accurately control desired reflective index coating.

Description

경면 코팅용 진공증착장치Vacuum Coating Equipment for Mirror Coating

제1도는 종래의 경면 코팅용 진공증착장치의 단면도이고,1 is a cross-sectional view of a conventional vacuum deposition apparatus for mirror coating,

제2도는 본 발명에 따른 경면 코팅용 진공증착장치의 칩 어셈블리(chip assembly)의 상세도이다.2 is a detailed view of a chip assembly of the vacuum deposition apparatus for mirror coating according to the present invention.

* 도면의 주요부분에 대한 부호의 설명* Explanation of symbols for main parts of the drawings

1 : 진공 반응실(chamber) 2 : 샘플 홀더(sample holder)1: vacuum chamber 2: sample holder

3 : 동력원(모타) 4 : 도가니3: power source (motor) 4: crucible

5 : 샘플 고정치구 6 : 모니터 기판5: Sample fixture jig 6: Monitor board

7 : 칩 어셈블리 8 : 증발체7: chip assembly 8: evaporator

9 : 마스크 10 : 칩9: mask 10: chip

11 : 제1포토 다이오드(칩 후면부) 12 : 방사광(laser)11: first photodiode (chip rear part) 12: radiation

13 : 제2포토 다이오드(칩 전면부) 14 : 광 가이드용 홈(원뿔형)13: 2nd photodiode (chip front part) 14: Light guide groove | channel (conical shape)

15 : 셔터(shutter)15: shutter

본 발명은 경면 코팅용 진공증착장치에 관한 것으로, 좀 더 상세하게는 경면 코팅용 진공증착장치의 내부에 광 디바이스 특성을 모니터하면서 코팅을 할 수 있도록 치구를 설계하므로써 정확한 반사율 코팅을 제공할 수 있는 경면 코팅용 진공증착장치에 관한 것이다.The present invention relates to a vacuum deposition apparatus for mirror coating, and more particularly, it is possible to provide accurate reflectivity coating by designing a jig for coating while monitoring the optical device characteristics inside the mirror coating vacuum deposition apparatus. It relates to a vacuum deposition apparatus for mirror coating.

반도체 레이저 칩을 제작하는데 있어서, 칩 경면부 코팅은 필수 기술중의 하나이다. 특히, 고출력 반도체 레이저 칩의 경우에는 광출력이 상당하기 때문에 칩 경면부의 코팅 기술에 의해 칩의 수명이 크게 좌우된다.In fabricating semiconductor laser chips, chip mirror coating is one of the essential techniques. In particular, in the case of a high power semiconductor laser chip, since the light output is considerable, the life of the chip is largely determined by the coating technology of the chip mirror surface portion.

이러한 반도체 칩의 경면부 코팅은 통상 진공증착장치등에서 행해지는데, 이때 증착되는 박막의 반사율은 진공증착장치 내부의 모니터용 기판에 의해 일반적으로 유추되고 있으나 칩의 경면부 재료의 종류가 매우 다양하기 때문에 모니터용 기판을 일일이 동일한 재료의 동일한 형태로 준비한다는 것은 거의 불가능한 실정이다.The mirror surface coating of such a semiconductor chip is usually performed by a vacuum deposition apparatus. In this case, the reflectance of the deposited thin film is generally inferred by the monitor substrate inside the vacuum deposition apparatus, but the type of mirror surface material of the chip is very diverse. It is almost impossible to prepare the monitor substrate in the same form of the same material.

제1도는 종래의 경면 코팅용 진공증착장치를 나타낸 것으로, 이러한 종래의 장치를 이용한 반도체 칩 경면 코팅기술은 상기 증착장치 내부에 모니터 기판(6)을 부착하여 이 모니터 기판(6)상에 반사되는 반사율만을 모니터링할 수 있도록 하였다.FIG. 1 shows a conventional vacuum deposition apparatus for mirror coating, and the semiconductor chip mirror coating technique using such a conventional apparatus attaches a monitor substrate 6 to the inside of the deposition apparatus and is reflected on the monitor substrate 6. Only reflectance can be monitored.

그러나, 이러한 장치를 이용한 반도체 칩 경면 코팅방법은 실제 칩 경면부에 코팅되는 미세한 변화의 반사율과는 차이가 있게 되며, 칩의 재료와 동일한 모니터 기판(즉, 동일한 굴절율(Refractive Index, RI 값))을 구입하는 것도 곤란하기 때문에 정확한 데이타를 모니터한다는 것은 거의 불가능하였다.However, the semiconductor chip mirror coating method using such a device is different from the reflectance of the minute change that is actually coated on the chip mirror portion, and the same monitor substrate as the material of the chip (ie, the same refractive index (RI value)). It was also difficult to purchase accurate data, so it was almost impossible to monitor accurate data.

따라서, 본 발명의 목적은 상기 문제점을 해결할 뿐만 아니라 종래의 것에 비해 성능이 훨씬 우수한 경면 코팅용 진공증착장치를 제공하는데 있다.Accordingly, an object of the present invention is to provide a vacuum deposition apparatus for mirror coating, which not only solves the above problems but also has much better performance than the conventional one.

상기 목적을 달성하기 위한 본 발명의 경면 코팅용 진공증착장치는, 샘플고정치구에 칩 어셈블리가 형성되어 있는 경면 코팅용 진공증착장치에 있어서, 상기 샘플고정치구의 일측 상, 하부에 형성된 제1 및 제2포토 다이오드, 상기 칩 어셈블리의 앞쪽 선단부에 결합된 칩, 그리고 상기 칩의 후면부에서 방사되는 방사광을 제1 포토 다이오드에 유도할 수 있도록 칩 어셈블리에 형성된 광 가이드용 홈으로 이루어진다.In the vacuum coating apparatus for mirror coating according to the present invention for achieving the above object, in the vacuum coating apparatus for mirror coating in which the chip assembly is formed in the sample fixing jig, the first and formed on one side, the lower side of the sample fixing jig; A second photodiode, a chip coupled to the front end of the chip assembly, and a light guide groove formed in the chip assembly to guide the radiation emitted from the rear portion of the chip to the first photodiode.

이하 첨부된 도면을 참조하여 본 발명의 구성 및 효과를 설명하면 다음과 같다.Hereinafter, the configuration and effects of the present invention will be described with reference to the accompanying drawings.

반도체 레이저 칩을 제작하는데 있어 칩 경면부 코팅은 필수 기술중의 하나이다. 따라서, 종래의 경우에는 전술한 바와 같이 진공증착 장치 내부에 모니터 기판(6)을 부착하여 이 모니터 기판(6)상에 반사되는 반사율을 모니터링할 수 있도록 하므로써 증착되는 박막의 반사율을 유추하여 반도체 칩의 경면을 코팅시켰으나, 실제 칩 경면부에 코팅되는 미세한 변화의 반사율과는 다소 차이가 생겨 코팅공정이 제대로 이루어지지 않았다.Chip mirror coating is one of the essential techniques in the fabrication of semiconductor laser chips. Therefore, in the conventional case, the semiconductor chip is inferred by reflecting the reflectance of the deposited thin film by attaching the monitor substrate 6 inside the vacuum deposition apparatus to monitor the reflectance reflected on the monitor substrate 6 as described above. Although the mirror surface was coated, the coating process was not performed properly due to a slight difference from the reflectance of the minute change that is actually coated on the mirror surface of the chip.

본 발명자는 이러한 문제점을 해결하기 위하여 진공증착장치의 내부에 광 디바이스 특성을 모니터하면서 코팅을 할 수 있는 치구를 설계하므로써 정확한 반사율 코팅을 제공할 수 있는 경면 코팅용 진공증착장치를 개발한 것이다.The present inventors have developed a vacuum deposition apparatus for mirror coating that can provide accurate reflectivity coating by designing a jig that can be coated while monitoring the optical device characteristics inside the vacuum deposition apparatus to solve this problem.

제1도는 종래의 경면 코팅용 진공증착장치의 단면도이고, 제2도는 본 발명에 따른 경면 코팅용 진공증착장치의 칩 어셈블리의 상세도이다.1 is a cross-sectional view of a conventional vacuum coating apparatus for mirror coating, and FIG. 2 is a detailed view of a chip assembly of a vacuum deposition apparatus for mirror coating according to the present invention.

먼저 제1도에 도시된 진공증착장치에서 모니터 기판(6)은 제거된다.First, the monitor substrate 6 is removed from the vacuum deposition apparatus shown in FIG.

제1도에 도시된 칩 어셈블리(7)가 형성되어 있는 샘플 고정치구(5)에는 제2도에서와 같이 샘플 고정치구(5)의 일측 하부에 제2포토 다이오드(photo diode, 13)가 부착되고, 고정치구(5) 상부에는 칩 어셈블리(7)와 일치하도록 제1포토 다이오드(11)가 부착된다. 이때 상기 샘플 고정치구(5)의 일측 상, 하부에 형성된 제1 및 제2포토 다이오드(11, 13)는 각각의 광 신호를 독립적으로 전기적 신호로 검출하는 역할을 담당한다.A second photodiode 13 is attached to a lower portion of one side of the sample fixture 5 as shown in FIG. 2 to the sample fixture 5 having the chip assembly 7 shown in FIG. The first photodiode 11 is attached to the fixing jig 5 so as to coincide with the chip assembly 7. In this case, the first and second photodiodes 11 and 13 formed on one side and the bottom of the sample fixture 5 play a role of independently detecting each optical signal as an electrical signal.

칩 어셈블리(7)의 앞쪽 선단부에는 칩(10)이 다이 본딩(die bonding)되어 있으며, 칩(10)의 구동시 칩의 후면부에서 방사되는 방사광(12)은 칩 어셈블리(7)의 후면을 통과하여 제1포토 다이오드(11)까지 이를 수 있도록 원뿔형의 광 가이드용홈(14)이 칩 어셈블리(7)에 형성되어 있다. 또한, 상기 칩 어셈블리(7)는 샘플 고정치구(5)에 전기, 물리적으로 결합되어 있다.The chip 10 is die bonded at the front end of the chip assembly 7, and the radiating light 12 emitted from the rear part of the chip when the chip 10 is driven passes through the rear of the chip assembly 7. The conical light guide groove 14 is formed in the chip assembly 7 so as to reach the first photodiode 11. In addition, the chip assembly 7 is electrically and physically coupled to the sample fixture 5.

한편, 진공증착되는 증발체(8)가 칩(10) 이외의 부분에 코팅되는 것을 최소한 억제시키기 위해 마스크(9)가 설치되어 있으며, 그 하부에는 코팅 종료직후 자동으로 닫히게 되어 더이상 칩의 경면부에 증착물이 코팅되는 것을 방지하는 셔터(15)가 부착되어 있다.On the other hand, the mask (9) is installed to at least suppress the coating of the vaporized evaporator (8) on the portion other than the chip 10, the lower portion is automatically closed immediately after the coating is finished, the mirror surface of the chip is no longer A shutter 15 is attached to the deposit to prevent the deposit from being coated.

제2도에 도시된 바와 같이 칩(10)에 코팅이 이루어짐에 따라 칩(10) 전면부의 반사율은 변하게 되고 칩(10)의 양 전극에 바이어스를 인가함에 따라 방사광(12)은 칩(10)의 앞, 뒷면으로 각각 방사되게 되는데, 이때 칩(10) 전면부에서 이루어지는 코팅의 반사율에 따라 고정치구(5)의 상, 하부에 각각 설치된 제1 및 제2 포토 다이오드(11, 13)로 입력되는 광의 강도가 각각 다르게 나타난다. 칩 경면부 앞뒤의 광강도의 차이는 하기식과 같이 칩 경면부 앞, 뒤의 반사율과 관계를 가지게 된다.As shown in FIG. 2, as the coating is applied to the chip 10, the reflectance of the front surface of the chip 10 is changed, and as the bias is applied to both electrodes of the chip 10, the radiated light 12 is transferred to the chip 10. Are radiated to the front and rear surfaces of the first and second photodiodes 11 and 13 respectively installed on the upper and lower portions of the fixing jig 5 according to the reflectance of the coating formed on the front surface of the chip 10. The intensity of the light is different. The difference in light intensity before and after the chip mirror portion is related to the reflectances before and after the chip mirror portion as shown in the following equation.

P1/P2= (R2/R1)1/2·((1-R1)/(1-R2))P 1 / P 2 = (R 2 / R 1 ) 1/2 · ((1-R 1 ) / (1-R 2 ))

여기서here

P1: 칩 전면부 광출력 R1: 칩 전면부 반사율P 1 : Chip front side light output R 1 : Chip front side reflectance

P2: 칩 후면부 광출력 R2: 칩 후면부 반사율P 2 : chip back light output R 2 : chip back part reflectance

상기 식에 의하면, 칩 경면부 앞뒤에서 제1 및 제2포토 다이오드(11, 13)로 검출되는 전기 신호를 서로 비교하므로써 원하는 반사율 코팅을 정확히 조절할 수 있다는 것을 알 수 있다.According to the above equation, it can be seen that the desired reflectivity coating can be precisely adjusted by comparing the electrical signals detected by the first and second photodiodes 11 and 13 before and after the mirror surface of the chip.

그러므로, 본 발명의 경면 코팅용 진공증착장치를 사용하므로써 종래의 것에 비해 반도체 레이저등의 광소자 경면부 코팅을 원하는 만큼 정확히 조절할 수 있으며, 구입하기 힘든 반도체 레이저 재료와 동일한 모니터 기판을 사용할 필요가 없으므로 경제적인 잇점이 있다.Therefore, by using the vacuum deposition apparatus for mirror coating of the present invention, it is possible to precisely adjust the mirror surface coating of optical elements such as semiconductor lasers as desired compared to the conventional ones, and there is no need to use the same monitor substrate as a semiconductor laser material that is difficult to purchase. There is an economic advantage.

Claims (4)

샘플고정치구(5)에 칩 어셈블리(7)가 형성되어 있는 경면 코팅용 진공증착장치에 있어서, 상기 샘플고정치구(5)의 일측 상, 하부에 형성된 제1 및 제2포토 다이오드(11, 13)와, 상기 칩 어셈블리(7)의 앞쪽 선단부에 결합된 칩(10), 그리고 상기 칩(10)의 후면부에서 방사되는 방사광을 제1포토 다이오드(11)에 유도할 수 있도록 칩 어셈블리(7)에 형성된 광 가이드용 홈(14)으로 이루어진 것을 특징으로 하는 경면 코팅용 진공증착장치.In the vacuum deposition apparatus for mirror coating, in which the chip assembly 7 is formed in the sample fixing tool 5, the first and second photodiodes 11 and 13 formed on one side and the lower part of the sample fixing tool 5, respectively. ), The chip 10 coupled to the front end of the chip assembly 7, and the chip assembly 7 so as to induce radiation emitted from the rear surface of the chip 10 to the first photodiode 11. Mirror deposition coating vacuum deposition apparatus, characterized in that made of a light guide groove (14) formed in. 제1항에 있어서, 상기 샘플고정치구(5)의 일측 상, 하부에 형성된 제1 및 제2포토 다이오드(11, 13)가 각각의 광 신호를 독립적으로 전기적 신호로 검출하는 것을 특징으로 하는 경면 코팅용 진공증착장치.The mirror surface according to claim 1, wherein the first and second photodiodes 11 and 13 formed on one side and the bottom of the sample fixing tool 5 independently detect each optical signal as an electrical signal. Vacuum deposition equipment for coating. 제1항에 있어서, 상기 경면 코팅용 진공증착장치가 칩(10)의 코팅 종료직후 더이상 칩의 경면부에 증착물이 코팅되는 것을 방지할 수 있도록 자동으로 개폐되는 셔터를 포함하는 것을 특징으로 하는 경면 코팅용 진공 증착장치.The mirror-mirror according to claim 1, wherein the mirror coating vacuum deposition apparatus includes a shutter that is automatically opened and closed to prevent the deposit of the deposit on the mirror surface of the chip any more immediately after the coating of the chip 10 is finished. Vacuum deposition apparatus for coating. 제1항에 있어서, 상기 칩(10)의 경면부 코팅이 하기식에 따라 수행됨을 특징으로 하는 경면 코팅용 진공증착장치.The vacuum deposition apparatus for mirror coating according to claim 1, wherein the mirror surface coating of the chip 10 is performed according to the following equation. P1/P2= (R2/R1)1/2·((1-R1)/(1-R2))P 1 / P 2 = (R 2 / R 1 ) 1/2 · ((1-R 1 ) / (1-R 2 )) 여기서here P1: 칩 전면부 광출력 R1: 칩 전면부 반사율P 1 : Chip front side light output R 1 : Chip front side reflectance P2: 칩 후면부 광출력 R2: 칩 후면부 반사율P 2 : chip back light output R 2 : chip back part reflectance
KR1019930021717A 1993-10-19 1993-10-19 Vacuum deposition apparatus KR100259387B1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR1019930021717A KR100259387B1 (en) 1993-10-19 1993-10-19 Vacuum deposition apparatus

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1019930021717A KR100259387B1 (en) 1993-10-19 1993-10-19 Vacuum deposition apparatus

Publications (2)

Publication Number Publication Date
KR950012585A KR950012585A (en) 1995-05-16
KR100259387B1 true KR100259387B1 (en) 2000-06-15

Family

ID=19366134

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019930021717A KR100259387B1 (en) 1993-10-19 1993-10-19 Vacuum deposition apparatus

Country Status (1)

Country Link
KR (1) KR100259387B1 (en)

Also Published As

Publication number Publication date
KR950012585A (en) 1995-05-16

Similar Documents

Publication Publication Date Title
US10545300B2 (en) Three-dimensional WDM with 1×M output ports on SOI based straight waveguides combined with wavelength filters on 45 degree reflectors
US5875205A (en) Optoelectronic component and method for the manufacture thereof
US5566265A (en) Transmission and reception module for a bidirectional, optical message and signal transmission
EP0826995B1 (en) An optoelectronic module having its components mounted on a single mounting member
EP2413171A1 (en) Laterally coupled optical fiber component and processing method thereof
US5659566A (en) Semiconductor laser module and method of assembling semiconductor laser module
JP3167650B2 (en) Photodetector with integrated mirror and method of making the same
JPH10321900A (en) Optical module
US6895031B2 (en) Light-emitting device, optical module, and fiber stub
JP3219172B2 (en) Multiplexing device
US6452669B1 (en) Transmission detection for vertical cavity surface emitting laser power monitor and system
JP2892820B2 (en) Semiconductor laser device
KR100259387B1 (en) Vacuum deposition apparatus
US5570184A (en) Method and apparatus for locating the position of lasing gaps for precise alignment and placement of optoelectric components
US6954474B2 (en) Method and apparatus for backside monitoring of VCSELs
GB2370373A (en) Alignment of optical assemblies
US6839139B2 (en) Bench based integrated wavelength locker
JP3032376B2 (en) Semiconductor laser device
JPH11274654A (en) Semiconductor laser device
JPH04155983A (en) Semiconductor laser device
JPH0716028B2 (en) Optical device manufacturing method
JPH11261172A (en) Semiconductor laser device
JPH0230192A (en) Semiconductor laser device
JPS6446242A (en) Optical pickup
JP2023534436A (en) Method for manufacturing an optical position encoder

Legal Events

Date Code Title Description
A201 Request for examination
E701 Decision to grant or registration of patent right
GRNT Written decision to grant
FPAY Annual fee payment

Payment date: 20080115

Year of fee payment: 9

LAPS Lapse due to unpaid annual fee