KR100255373B1 - The recognition circuit of other unit ejection at unit switching in a subcriber transmission equipment system - Google Patents

The recognition circuit of other unit ejection at unit switching in a subcriber transmission equipment system Download PDF

Info

Publication number
KR100255373B1
KR100255373B1 KR1019970075968A KR19970075968A KR100255373B1 KR 100255373 B1 KR100255373 B1 KR 100255373B1 KR 1019970075968 A KR1019970075968 A KR 1019970075968A KR 19970075968 A KR19970075968 A KR 19970075968A KR 100255373 B1 KR100255373 B1 KR 100255373B1
Authority
KR
South Korea
Prior art keywords
unit
connector
gate
connectors
standby
Prior art date
Application number
KR1019970075968A
Other languages
Korean (ko)
Other versions
KR19990055992A (en
Inventor
김경조
Original Assignee
윤종용
삼성전자주식회사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 윤종용, 삼성전자주식회사 filed Critical 윤종용
Priority to KR1019970075968A priority Critical patent/KR100255373B1/en
Publication of KR19990055992A publication Critical patent/KR19990055992A/en
Application granted granted Critical
Publication of KR100255373B1 publication Critical patent/KR100255373B1/en

Links

Images

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04Q—SELECTING
    • H04Q3/00—Selecting arrangements
    • H04Q3/42—Circuit arrangements for indirect selecting controlled by common circuits, e.g. register controller, marker
    • H04Q3/54—Circuit arrangements for indirect selecting controlled by common circuits, e.g. register controller, marker in which the logic circuitry controlling the exchange is centralised
    • H04Q3/545—Circuit arrangements for indirect selecting controlled by common circuits, e.g. register controller, marker in which the logic circuitry controlling the exchange is centralised using a stored programme
    • H04Q3/54541—Circuit arrangements for indirect selecting controlled by common circuits, e.g. register controller, marker in which the logic circuitry controlling the exchange is centralised using a stored programme using multi-processor systems
    • H04Q3/54558—Redundancy, stand-by
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04Q—SELECTING
    • H04Q1/00—Details of selecting apparatus or arrangements
    • H04Q1/18—Electrical details
    • H04Q1/30—Signalling arrangements; Manipulation of signalling currents
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04Q—SELECTING
    • H04Q2213/00—Indexing scheme relating to selecting arrangements in general and for multiplex systems
    • H04Q2213/13167—Redundant apparatus

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Interface Circuits In Exchanges (AREA)

Abstract

PURPOSE: A circuit for recognizing the disconnection of the opposite unit in transferring a duplicated unit in a subscriber transmission unit is provided to offer a unit disconnection recognition circuit to recognize that a connector in a working unit having a plurality of connectors is separated from a back board. CONSTITUTION: A working unit(10) has a couple of connectors(CON1,CON2). A standby unit(12) has a couple of connectors(CON3,CON4). A current loop is formed between the fourth connector(CON4) and the third connector(CON3) of the standby unit(12) through the first and second connectors(CON1,CON2) of the working unit. A pull-up resistance(R1) is connected to the current loop line of the third connector(CON3) so as to be connected to a power terminal(Vcc). The pull-up resistance(R1) is connected with an inverter(I1) connected to one input terminal of an AND gate(AN1). An opposite unit fail signal is supplied to the other input terminal of the AND gate(AN1). The output terminal of the AND gate(AN1) is connected to the enable terminal(OE) of a buffer(B1) so that the standby unit(12) can be used as the working unit when the buffer(B1) is enabled.

Description

가입자 전송장치에서 이중화된 유니트 절체시 상대 유니트 탈장인식회로Relative unit hernia recognition circuit when switching unit duplication in subscriber transmission

본 발명은 가입자 전송장치에서 유니트 탈장인식회로에 관한 것으로, 특히 가입자 전송장치에서 유니트를 이중으로 운용할 시 스텐바이 유니트를 워킹(Working)유니트로 절체하기 위해 워킹유니트의 탈장을 인식하는 회로에 관한 것이다.The present invention relates to a unit hernia recognition circuit in a subscriber transmission device, and more particularly, to a circuit for recognizing a hernia of a working unit in order to switch a standby unit into a working unit when the unit is dually operated in the subscriber transmission device. will be.

일반적으로 가입자 전송장치에서 하나의 유니트는 워킹으로 운용되고 다른 하나는 스텐바이로 운용될 때 워킹유니트에 이상이 발생하거나 탈장시 스텐바이 유니트를 워킹유니트로 절체하기 위해서는 워킹유니트의 탈장상태 및 이상유무를 신속하고 정확하게 인식하여야 한다.In general, when one unit is operated as a walking unit and the other is operated as a standby unit in the subscriber transmission device, in order to cause an abnormality in the working unit or to transfer the standby unit to the working unit when dismounting, Should be recognized quickly and accurately.

도 1은 종래의 이중화된 유니트의 워킹유니트 탈장상태를 인식하는 회로도이다. 도 1을 참조하면, 워킹유니트 10이 백보드에 올바르게 실장된 상태이면 저항 R1을 통해 인가되는 전원 Vcc가 제2콘넥터 CON2의 접지로 흐르게 되어 인버터 I1의 출력이 하이상태가 된다. 상기 인버터 I1의 출력인 하이신호는 앤드게이트 AN1의 한 입력으로 인가되므로 앤드게이트 AN1은 하이신호를 출력하여 버퍼 B1의 인에이블단자로 인가된다. 이때 상기 버퍼 B1은 인에이블 되지 않게되어 스텐바이 유니트 12가 스텐바이 상태를 유지하도록 한다. 그러나 상기 워킹유니트 10이 백보드로부터 탈장되면 저항 R1을 통해 인가되는 전원 Vcc가 제2 콘넥터 CON2의 접지로 전류가 흐르지 않게 되어 인버터 I1의 출력이 로우상태가 된다. 상기 인버터 I1의 출력인 로우신호는 앤드게이트 AN1의 한 입력으로 인가되므로 앤드게이트 AN1은 로우신호를 출력하여 버퍼 B1의 인에이블단자로 인가된다. 이때 상기 버퍼 B1은 인에이블 되어 스텐바이 유니트 12가 워킹유니트로 사용할 수 있도록 한다.1 is a circuit diagram for recognizing the working unit hernia state of a conventional redundant unit. Referring to FIG. 1, when the working unit 10 is correctly mounted on the backboard, the power supply Vcc applied through the resistor R1 flows to the ground of the second connector CON2, and the output of the inverter I1 becomes high. Since the high signal, which is the output of the inverter I1, is applied to one input of the AND gate AN1, the AND gate AN1 outputs a high signal and is applied to the enable terminal of the buffer B1. At this time, the buffer B1 is not enabled so that the standby unit 12 maintains the standby state. However, when the working unit 10 is detached from the back board, the power Vcc applied through the resistor R1 does not flow to the ground of the second connector CON2, so that the output of the inverter I1 becomes low. Since the low signal that is the output of the inverter I1 is applied to one input of the AND gate AN1, the AND gate AN1 outputs a low signal and is applied to the enable terminal of the buffer B1. At this time, the buffer B1 is enabled to enable the standby unit 12 to be used as a working unit.

그런데 이와같은 유니트의 탈장이나 이상상태 인식회로는 시스템의 오랜사용으로 인하여 워킹유니트 10의 제1콘넥터 CON1가 백보드(Back Board)로부터 약간만 탈장되고, 제2 콘넥터 CON2가 정상적으로 실장된 경우 스텐바이 유니트 12가 워킹유니트로 절체되어야 하나 스텐바이 유니트 12의 인버터 I1의 출력이 하이상태를 유지하므로 유니트의 절체가 이루어지지 않아 시스템을 사용할 수 없는 문제가 발생된다. 또한 워킹유니트 10의 인위적인 탈장시에도 탈장상태는 최대한 빠른 시간내에 인식되어 절체가 이루어져야 하나 제1 콘넥터 CON1과 제2 콘넥터 CON2중 어느쪽이 먼저 탈장되는가에 따라 절체가 이루어지는데 걸리는 시간의 차이가 있게되어 신속한 절체가 이루어지지 않는 문제점이 있었다.However, the hernia or abnormal state recognition circuit of such a unit is a standby unit 12 when only the first connector CON1 of the working unit 10 is detached from the back board due to the long use of the system, and the second connector CON2 is normally mounted. Should be transferred to the working unit, but the output of the inverter I1 of the standby unit 12 remains high, causing the system to be unusable because the unit is not switched. In addition, even in the artificial hernia of the working unit 10, the hernia condition should be recognized and transferred as soon as possible, but there is a difference in the time taken for the transfer to occur depending on which of the first connector CON1 and the second connector CON2 is hernia first. There was a problem that the rapid transfer is not made.

따라서 본 발명의 목적은 가입자 전송장치에서 유니트를 이중화하여 운용할 시 복수의 콘넥터를 갖는 워킹유니트의 하나의 콘넥터가 백보드로부터 탈장되는 것을 인식하는 유니트 탈장인식회로를 제공함에 있다.Accordingly, an object of the present invention is to provide a unit hernia recognition circuit for recognizing that one connector of a working unit having a plurality of connectors is detached from the back board when the unit is dualized in the subscriber transmission device.

도 1은 종래의 이중화된 유니트의 워킹유니트 탈장상태를 인식하는 회로도1 is a circuit diagram for recognizing the working unit hernia state of a conventional redundant unit

도 2는 본 발명의 실시예에 따른 이중화된 유니트의 워킹유니트 탈장상태를 인식하는 회로도2 is a circuit diagram for recognizing the working unit hernia state of a redundant unit according to an embodiment of the present invention;

이하 본 발명을 첨부한 도면을 참조하여 본 발명의 바람직한 실시예의 동작을 상세히 설명한다.Hereinafter, with reference to the accompanying drawings, the operation of the preferred embodiment of the present invention will be described in detail.

도 2는 본 발명의 실시예에 따른 이중화된 유니트의 워킹유니트 탈장상태를 인식하는 회로도이다.2 is a circuit diagram of recognizing a working unit hernia of a redundant unit according to an embodiment of the present invention.

복수의 제1∼제2 콘넥터 CON1-CON2를 갖는 워킹유니트 10와, 복수의 제3∼제4 콘넥터 CON3∼CON4를 갖는 스텐바이유니트 12와, 스탠바이 유니트 12의 제3 콘넥터 CON3로부터 워킹유니트 10의 제1 및 제2 콘넥터 CON1-CON2를 통해 제4 콘넥터 CON4간에 전류루프를 형성시켜 접지시키고, 상기 제3 콘넥터 CON3의 전류루프 라인에 저항 R1을 연결하여 전원단 Vcc에 접속하고, 상기 풀업저항 R1에 인버터 I1을 연결하여 앤드게이트 AN1의 한 입력단에 접속하며, 상기 앤드게이트 AN1의 다른 입력단에 다른 유니트 실패신호를 인가하도록 하고, 상기 앤드게이트 AN1의 출력단에 버퍼 B1의 인에이블단자(OE)에 접속되도록 하여 상기 버퍼 B1이 인에이블될 시 스텐바이 유니트 12를 워킹유니트로 사용할 수 있도록 절체한다.The working unit 10 has a working unit 10 having a plurality of first to second connectors CON1-CON2, a standby unit 12 having a plurality of third to fourth connectors CON3 to CON4, and a working unit 10 from the third connector CON3 of the standby unit 12. A current loop is formed between the fourth connector CON4 and grounded through the first and second connectors CON1-CON2, and a resistor R1 is connected to the current loop line of the third connector CON3 to connect to the power supply terminal Vcc, and the pull-up resistor R1 Inverter I1 is connected to one input terminal of the AND gate AN1, to apply another unit failure signal to the other input terminal of the AND gate AN1, and to the enable terminal OE of the buffer B1 at the output terminal of the AND gate AN1. When the buffer B1 is enabled, the standby unit 12 is switched to be used as a working unit when the buffer B1 is enabled.

지금 도 2를 보면, 워킹유니트 10이 백보드에 올바르게 실장된 상태이면 풀업저항 R1을 통해 인가되는 전원 Vcc가 제3 콘넥터 CON3 및 제1∼제2콘넥터 CON1∼CON2를 통해 제4 콘넥터 CON4의 접지로 흐르게 되어 인버터 I1의 출력이 하이상태가 된다. 상기 인버터 I1의 출력인 하이신호는 앤드게이트 AN1의 한 입력으로 인가되므로 앤드게이트 AN1은 하이신호를 출력하여 버퍼 B1의 인에이블단자로 인가된다. 이때 상기 버퍼 B1은 인에이블 되지 않게되어 스텐바이 유니트 12가 스텐바이 상태를 유지하도록 한다.2, when the working unit 10 is correctly mounted on the backboard, the power supply Vcc applied through the pull-up resistor R1 is connected to the ground of the fourth connector CON4 through the third connector CON3 and the first to second connectors CON1 to CON2. The inverter outputs high. Since the high signal, which is the output of the inverter I1, is applied to one input of the AND gate AN1, the AND gate AN1 outputs a high signal and is applied to the enable terminal of the buffer B1. At this time, the buffer B1 is not enabled so that the standby unit 12 maintains the standby state.

그러나 상기 워킹유니트 10이 백보드로부터 제1 콘넥터 CON1이나 제2 콘넥터 CON2중 어느 한쪽이라도 탈장되면 저항 R1을 통해 인가되는 전원 Vcc가 제3 콘넥터 CON3 및 제1 콘넥터 CON1이나 제2 콘넥터 CON2가 절단상태이므로 전류루프가 차단되어 제4 콘넥터 CON4의 접지로 전류가 흐르지 않게 되어 인버터 I1의 출력이 로우상태가 된다. 상기 인버터 I1의 출력인 로우신호는 앤드게이트 AN1의 한 입력으로 인가되므로 앤드게이트 AN1은 로우신호를 출력하여 버퍼 B1의 인에이블단자로 인가된다. 이때 상기 버퍼 B1은 인에이블 되어 스텐바이 유니트 12가 워킹유니트로 사용할 수 있도록 한다. 상대 유니트에서 루프형성시 즉, 스텐바이 유니트 12에서 워킹유니트 10을 통해 전류루프를 형성할 시 제1 콘넥터 CON1과 제2 콘넥터 CON2의 거리가 멀수록 유니트의 실장상태를 더욱 정확하게 인식할 수 있다.However, when the working unit 10 is detached from either of the first connector CON1 or the second connector CON2 from the backboard, the power supply Vcc applied through the resistor R1 is cut in the third connector CON3 and the first connector CON1 or the second connector CON2. The current loop is cut off so that no current flows to the ground of the fourth connector CON4, so that the output of the inverter I1 becomes low. Since the low signal that is the output of the inverter I1 is applied to one input of the AND gate AN1, the AND gate AN1 outputs a low signal and is applied to the enable terminal of the buffer B1. At this time, the buffer B1 is enabled to enable the standby unit 12 to be used as a working unit. When the loop is formed in the counterpart unit, that is, when the current loop is formed through the working unit 10 in the standby unit 12, the distance between the first connector CON1 and the second connector CON2 can be recognized more accurately.

상술한 바와 같이 본 발명은, 이중화된 유니트를 운용하는 가입자 전송장치에서 유니트 절체 요건인 상대 유니트의 탈장을 인식하는 회로를 구현하는데 있어서 회로의 추가없이 상대 유니트의 탈장상태를 정확하게 인식할 수 있는 이점이 있다.As described above, the present invention provides an advantage of accurately recognizing a hernia state of a counterpart unit without adding a circuit in implementing a circuit for recognizing a hernia of a counterpart unit, which is a unit switching requirement, in a subscriber transmitter operating a redundant unit. There is this.

Claims (1)

복수의 콘넥터 CON1-CON2를 갖는 워킹유니트와, 복수의 콘넥터 CON3∼CON4를 갖는 스텐바이유니트를 구비한 가입자 전송장치에서 유니트 절체시 상대 유니트 탈장인식회로에 있어서,In the subscriber transmission apparatus including a working unit having a plurality of connectors CON1-CON2 and a standby unit having a plurality of connectors CON3 to CON4, the relative unit hernia recognition circuit at the time of unit switching is provided. 상기 스텐바이 유니트의 콘넥터 CON3로부터 상기 워킹유니트의 콘넥터 CON1-CON2를 통해 콘넥터 CON4간에 전류루프를 형성시켜 접지시키고, 상기 콘넥터 CON3의 전류루프 라인에 풀업저항을 연결하여 전원단 Vcc에 접속하고, 상기 풀업저항에 인버터를 연결하여 앤드게이트의 한 입력단에 접속하며, 상기 앤드게이트의 다른 입력단에 다른 유니트 실패신호를 인가하도록 하고, 상기 앤드게이트의 출력단에 버퍼의 인에이블단자(OE)에 접속되도록 하여 상기 버퍼이 인에이블될 시 스텐바이 유니트를 워킹유니트로 사용할 수 있도록 절체함을 특징으로 하는 가입자 전송장치에서 이중화된 유니트 절체시 상대 유니트 탈장인식회로.A current loop is formed between the connector CON3 of the standby unit through the connector CON1-CON2 of the working unit, and grounded, and a pull-up resistor is connected to the current loop line of the connector CON3 to be connected to the power supply terminal Vcc. An inverter is connected to a pull-up resistor and connected to one input terminal of the AND gate, and another unit failure signal is applied to the other input terminal of the AND gate, and the output terminal of the AND gate is connected to an enable terminal OE of the buffer. Relative unit hernia recognition circuit when switching the redundant unit in the subscriber transmission device, characterized in that the standby unit is switched to use as a working unit when the buffer is enabled.
KR1019970075968A 1997-12-29 1997-12-29 The recognition circuit of other unit ejection at unit switching in a subcriber transmission equipment system KR100255373B1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR1019970075968A KR100255373B1 (en) 1997-12-29 1997-12-29 The recognition circuit of other unit ejection at unit switching in a subcriber transmission equipment system

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1019970075968A KR100255373B1 (en) 1997-12-29 1997-12-29 The recognition circuit of other unit ejection at unit switching in a subcriber transmission equipment system

Publications (2)

Publication Number Publication Date
KR19990055992A KR19990055992A (en) 1999-07-15
KR100255373B1 true KR100255373B1 (en) 2000-05-01

Family

ID=19529126

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019970075968A KR100255373B1 (en) 1997-12-29 1997-12-29 The recognition circuit of other unit ejection at unit switching in a subcriber transmission equipment system

Country Status (1)

Country Link
KR (1) KR100255373B1 (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100428766B1 (en) * 2001-07-20 2004-04-28 삼성전자주식회사 Subscriber Switching Device of ADSL and Subscriber Port and Subscriber Unit Switching Method Utilizing

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100352847B1 (en) * 2000-06-23 2002-09-16 엘지전자 주식회사 A decision circuit of separation and connection for shelf

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100428766B1 (en) * 2001-07-20 2004-04-28 삼성전자주식회사 Subscriber Switching Device of ADSL and Subscriber Port and Subscriber Unit Switching Method Utilizing

Also Published As

Publication number Publication date
KR19990055992A (en) 1999-07-15

Similar Documents

Publication Publication Date Title
EP0373773B1 (en) Disengaging electrical circuit boards from power-supply units
KR960032963A (en) Digital line bus data communication system failure - allowable output stage
US7814347B2 (en) Power supply device
KR100255373B1 (en) The recognition circuit of other unit ejection at unit switching in a subcriber transmission equipment system
US7547991B2 (en) Redundancy power for communication devices
CN112422175B (en) Cascade device
US6801973B2 (en) Hot swap circuit module
CN1979458A (en) Modularized circuit-unit bus on-line control method and system
KR19990006984A (en) Electrical connection device and method of blind auto dock
US20060236138A1 (en) Methods and apparatus for managing signals during power-up and power-down
US5233602A (en) Switching system for computers with 2-bit condition-representing signals
JPH02246561A (en) Trouble detection system between communication equipments
KR0182687B1 (en) Dualization control device by board rupture
KR200182665Y1 (en) Apparatus of connecting between duplicated boards in the communication system
JPH0989974A (en) Detecting device of connector falling-off and power source abnormality
JPH08256191A (en) Data processor
US7131028B2 (en) System and method for interconnecting nodes of a redundant computer system
KR100263510B1 (en) Signal line interface for hot docking
KR100241882B1 (en) An apparatus and method for derecting status signal in the system with dual module
KR20000044361A (en) Clock supply control circuit of duplication board
KR100405598B1 (en) Board Dual Architecture In Compact PCI System
KR200158546Y1 (en) Reset control circuit for stabilization of the signal
KR100422142B1 (en) voltage checking device of the keep-phone system
KR100264857B1 (en) Bidirectional switching on circuit in synchronous transmission apparatus
JPH05341891A (en) Terminator connection system

Legal Events

Date Code Title Description
A201 Request for examination
E701 Decision to grant or registration of patent right
GRNT Written decision to grant
FPAY Annual fee payment

Payment date: 20120130

Year of fee payment: 13

FPAY Annual fee payment

Payment date: 20130130

Year of fee payment: 14

LAPS Lapse due to unpaid annual fee