Classifications

• • G—PHYSICS
  • G11—INFORMATION STORAGE
  • G11C—STATIC STORES
  • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
  • G11C7/22—Read-write [R-W] timing or clocking circuits; Read-write [R-W] control signal generators or management 
  • G11C7/222—Clock generating, synchronizing or distributing circuits within memory device
• • G—PHYSICS
  • G11—INFORMATION STORAGE
  • G11C—STATIC STORES
  • G11C8/00—Arrangements for selecting an address in a digital store
  • G11C8/08—Word line control circuits, e.g. drivers, boosters, pull-up circuits, pull-down circuits, precharging circuits, for word lines
• • G—PHYSICS
  • G11—INFORMATION STORAGE
  • G11C—STATIC STORES
  • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
  • G11C11/56—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using storage elements with more than two stable states represented by steps, e.g. of voltage, current, phase, frequency
• • G—PHYSICS
  • G11—INFORMATION STORAGE
  • G11C—STATIC STORES
  • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
  • G11C7/02—Arrangements for writing information into, or reading information out from, a digital store with means for avoiding parasitic signals
• • G—PHYSICS
  • G11—INFORMATION STORAGE
  • G11C—STATIC STORES
  • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
  • G11C7/24—Memory cell safety or protection circuits, e.g. arrangements for preventing inadvertent reading or writing; Status cells; Test cells
• • G—PHYSICS
  • G11—INFORMATION STORAGE
  • G11C—STATIC STORES
  • G11C13/00—Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00
• • G—PHYSICS
  • G11—INFORMATION STORAGE
  • G11C—STATIC STORES
  • G11C5/00—Details of stores covered by group G11C11/00
  • G11C5/06—Arrangements for interconnecting storage elements electrically, e.g. by wiring
  • G11C5/063—Voltage and signal distribution in integrated semi-conductor memory access lines, e.g. word-line, bit-line, cross-over resistance, propagation delay

Landscapes

• Engineering & Computer Science (AREA)
• Microelectronics & Electronic Packaging (AREA)
• Computer Hardware Design (AREA)
• Read Only Memory (AREA)
• Static Random-Access Memory (AREA)
• Dram (AREA)
• Debugging And Monitoring (AREA)

Applications Claiming Priority (2)

Publications (2)

Family

ID=77490978

Family Applications (1)

Country Status (5)

Family Cites Families (3)

• 2021
  • 2021-02-18 CN CN202180016764.8A patent/CN115176311A/zh active Pending
  • 2021-02-18 JP JP2022503313A patent/JPWO2021172170A1/ja active Pending
  • 2021-02-18 US US17/801,864 patent/US11978529B2/en active Active
  • 2021-02-18 WO PCT/JP2021/006183 patent/WO2021172170A1/ja active Application Filing
  • 2021-02-18 KR KR1020227026466A patent/KR20220121868A/ko not_active Application Discontinuation

Also Published As

Similar Documents

Legal Events