JPS648587A - Semiconductor device - Google Patents
Semiconductor deviceInfo
- Publication number
- JPS648587A JPS648587A JP62162319A JP16231987A JPS648587A JP S648587 A JPS648587 A JP S648587A JP 62162319 A JP62162319 A JP 62162319A JP 16231987 A JP16231987 A JP 16231987A JP S648587 A JPS648587 A JP S648587A
- Authority
- JP
- Japan
- Prior art keywords
- split
- memory array
- xll
- mal
- word lines
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Landscapes
- Dram (AREA)
Abstract
PURPOSE:To prevent malfunction by providing a latch circuit decentralizingly on the way of a signal wire to reduce the fluctuation of the potential induced via parasitic capacitance. CONSTITUTION:A memory array MA is split into plural memory arrays MA1-MAl and latch circuits XL1-XLl of word lines W1, W2 are arranged among the split memory arrays MA1-MAl. The words W1, W2 in the split memory array MA are selected by the same X decoder XD. Moreover, the word lines in the memory array are connected to each other in the location arranged with the latch circuits XL1-XLl. Thus, the potential fluctuation of the signal wire is suppressed to prevent malfunction via the parasitic capacitance.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP62162319A JPS648587A (en) | 1987-07-01 | 1987-07-01 | Semiconductor device |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP62162319A JPS648587A (en) | 1987-07-01 | 1987-07-01 | Semiconductor device |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS648587A true JPS648587A (en) | 1989-01-12 |
Family
ID=15752270
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP62162319A Pending JPS648587A (en) | 1987-07-01 | 1987-07-01 | Semiconductor device |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS648587A (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2001167577A (en) * | 1999-10-29 | 2001-06-22 | Infineon Technologies Ag | Integrated memory |
-
1987
- 1987-07-01 JP JP62162319A patent/JPS648587A/en active Pending
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2001167577A (en) * | 1999-10-29 | 2001-06-22 | Infineon Technologies Ag | Integrated memory |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
TW332927B (en) | Sense amplifier | |
KR890002886A (en) | Semiconductor memory | |
KR920006997A (en) | Redundant Circuit | |
TW325568B (en) | Row redundant circuit with a common fuse case | |
KR840003146A (en) | Dynamic RAM Integrated Circuit Devices | |
EP0165612A3 (en) | Memory circuit having a plurality of cell arrays | |
DE3886114D1 (en) | Semiconductor memory device with redundant memory cell matrix. | |
EP0284102A3 (en) | Semiconductor memory device with improved redundant scheme | |
JPS5771587A (en) | Semiconductor storing device | |
GB1344871A (en) | Read only memory circuits | |
TW359826B (en) | Semiconductor memory device with split word lines | |
KR940022836A (en) | Nonvolatile Semiconductor Integrated Circuits with NAND Type | |
KR880011797A (en) | Semiconductor memory | |
FR2670943B1 (en) | REDUNDANCY MEANS OF A SEMICONDUCTOR MEMORY DEVICE AND RELATED METHOD. | |
ATE47928T1 (en) | SEMICONDUCTOR MEMORY. | |
KR910008836A (en) | Semiconductor memory device | |
JPS648587A (en) | Semiconductor device | |
GB2256732B (en) | Semiconductor memory device | |
IE811741L (en) | Semiconductor read only memory device | |
JPS57121250A (en) | Semiconductor integrated circuit | |
US4757218A (en) | Semiconductor IC device with word lines shielded from voltage changes in adjacent lines | |
EP0337457A3 (en) | Memory device having a plurality of memory cell arrays with different organization | |
EP0395101A3 (en) | Semiconductor memory device having low noise bit line structure | |
EP0329152A3 (en) | Semiconductor device with gate array | |
EP0953983A3 (en) | Semiconductor memory device with clamping circuit for preventing malfunction |